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Abstract 
Abstract of thesis entitled: 
CMOS Current Mode AID Converter with Improved Power 
Efficiency Using Current Mirror Memory Cells . 
Submitted by Chi-Hong, CHAN 
for the degree of Master of Philosophy 
in Electronic Engineering 
at The Chinese University of Hong Kong 
in July 2004 
System on a Chip (SoC) is one of the hottest research topics in modem IC design. In 
SoC designs, analog input signals are converted into digital signals and the 
processed digital signals are converted back into analog signals. Thus, 
Analog-to-Digital converter (ADC) is one of the most important building blocks in 
SoC design. Traditional ADC designs using voltage mode circuits require op-amps, 
resistors and capacitors with high linearity, which are difficult to fabricate in 
sub-micron CMOS process. Current mode circuits start to draw the attention from 
analog designers because of the high operating speed and the simplicity of the 
current mode circuits. 
. I n this thesis, we will present a newly developed current memory cell, Current 
Mirror Memory Cell (CMMC), to achieve power saving in CMOS current mode 
circuits. Simulation results demonstrates that the power dissipation of a delay cell 
using CMMC implementation and FG memory cell implementation are 2.4mW and 
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3.9mW respectively, which shows that the CMMC implementation saves 38.64% in 
this simple circuit. For more complicated analog circuits such as the ADC in this 
thesis, the power saving of CMMC could achieve 44.67%. 
A 12-Bit CMOS analog-to-digital converter is designed using CMMC 
implementation. Simulation results shows that the SNDR, SFDR and THD of the 
ADC are 71.77dB，71.80dB and -71.79dB respectively. The maximum INL and 
DNL of the ADC are -0.9 LSB and 0.78 LSB respectively. The total power 
consumption of the ADC using CMMC implementation is 46.08mW. The test chip 
occupies 1.3mmX0.8mm active area. However, due to design problem of the 
on-chip V/I conversion circuit, the performance of the ADC is limited to 6-bit 
resolution instead of 12-bit resolution. The measured SNDR, SFDR and THD of the 
ADC is 39.02dB, 41.88dB and -41.18dB respectively. 
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本論文介紹一種新開發的電流記憶模組名爲電流源記憶模組(CMMC) 0 CMMC 
的開發目的是節省CMOS電流模式電路的耗電量。我們利用CMMC和傳統的 
第一代(FG)電流記憶模組設計了兩個延遲模組(Delay C e l l ) �觀結果顯示出兩 
個模組的耗電量爲2.4毫瓦及3.9毫瓦’利用CMMC的延遲模組比利用FG的 





爲 -0 .9 L S B及0 . 7 8 LSB�整個ADC的耗電量爲46.08毫瓦。此測試晶片的核 
心面積爲1.3毫米X 0.8毫米。由於在設計晶片內建的電壓-電流轉換器時出現 
問題’這粒ADC的效能只能達到六位元分辨率。測試結果顯示出此ADC的 
SNDR, SFDRand THD 爲 39.02 分貝，41.88 分貝和-41.18 分貝。 
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1. Introduction 
1.1 • System on a Chip (SoC) Design 
Challenges 
Before the introduction of deep sub-micron CMOS process, circuit designers use a 
number of ICs to build up a system. The reason is that the level of integration is still 
not high enough to integrate the whole system on a chip. Deep sub-micron CMOS 
process brings us very fast transistors with small feature size, which allows us to 
have higher level of integration on a single chip. The scaling down of the feature 
size of the CMOS technology draws the interest of system designers to start to 
purpose System on a Chip (SoC). The major challenges of designing SoC are: 
a. Design analog and digital circuits on a single chip to include the analog 
front-end and back-end in the chip 
b. Reduce the power consumed by the chip to relax the requirement in power 
handling capability of the packages 
c. Design circuits that operate at low supply voltage to reduce the chance of 
gate-oxide breakdown. 
d. Reduce the area occupied by the chip to reduce production cost. 
The architecture of SoCs could be generalized as Fig. 1.1. Data converter is the most 
critical component of a SoC system. Since data converters are the only bridge 
connecting analog and digital domain. The performance of the whole SoC will be 
limited by the performance of the Analog-to-Digital Converter (ADC) and the 
Digital-to-Analog Converter (DAC). 
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Past researchers put many efforts on designing high performance CMOS ADC and 
DAC. In ADC design, pipeline ADC becomes the dominant architecture for high 
speed and medium to high resolution converters. Many successful implementations 
on voltage mode pipeline ADC were published. However, as mention before, 
nowadays analog designers facing the problems of reducing supply voltage, this 
greatly reduces the voltage swing of voltage mode circuits. The reduction of voltage 
swing reduces the noise sensitivity of the signals. On the other hand, current mode 
design does not have the same problem. The only requirement for the supply voltage 
, i s to ensure all the transistors are operated in saturation region. As a result, current 
mode circuits can operates at a lower supply voltage compared with voltage mode 
circuits. Also current mode circuit designs have the advantages of simple circuit 
topology and high speed operations, these properties make the current mode circuit 
design technique attractive. 
Another major challenge to analog designers is to reduce the power dissipation of 
analog circuits in So.C. As the architecture of SoC becomes more complex, the 
power dissipation of the whole chip is very large. Since large power consumption 
generates large amount of heat that cannot be dissipated by the package. Reducing 
‘ supply voltage is one of the most direct approaches to reduce power consumption of 
digital circuits. Since the power consumption of a digital circuit is equal to: 
P = CxfxVj, j ,^ (1.1) 
However, it is not so obvious that the power consumption of analog circuit could be 
2 
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reduced by reducing the supply voltage, since the power dissipation of an analog 
circuit is: 
P - ^DD X I total _dc_ current (1.2) 
It is extremely difficult to reduce power consumption while maintaining the same 
operating speed for analog circuits by reducing the supply voltage. 
1.2. Research Objective 
The research project tries to explore the current mode circuit technique to implement 
CMOS analog circuit. We try to utilize the advantages of CMOS current mode 
circuits such as simple circuit topology, high speed operation and low voltage supply. 
Since we have mentioned earlier that reducing power consumption is the first 
priority, this research project puts major focus on reducing power dissipation of 
CMOS current mode circuits. Based on existing design methods of CMOS current 
mode circuits [22-25], we have developed a new low power current memory cell 
called Current Mirror Memory Cell (CMMC), which maintains similar performance 
compared with traditional designs. 
1.3. Thesis Organization 
This thesis uses a 12-bit A/D converter to demonstrate the effect of the new CMMC. 
In chapter 2, we will introduce some background information of switched-current 
systems arid A/D converters. Some commonly used Figure-of-Merits of A/D 
converters will also be defined. Chapter 3 presents the newly developed CMMC that 
will improve the power efficiency of SI systems. An analog-delay cell is chosen as 
an example to demonstrate the power saving ability of the CMMC. Architectural 
designs of a current mode A/D converter will be discussed in the chapter 4. Chapter 
3 
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5 presents the implementation of some major building blocks of the current mode 
A/D converter, design issues associated with these building blocks will be presented. 
The physical design and layout issues will be discussed in the chapter 6. Chapter 7 
and chapter 8 present the simulation and measurement result of the A/D converter 
respectively. A concise and precise conclusion will be given in the chapter 9. 
4 
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2. Fundamentals of CMOS 
Current Mode A/D converters 
2.1. Overview 
In this chapter, switched current (SI) circuit design techniques and fundamentals of 
Nyquist Rate A/D converters will be introduced. The chapter begins by giving a 
comparison between the two different circuit techniques, voltage mode and current 
mode circuits. We will discuss the difference between First Generation (FG) and 
Second Generation (SG) memory cells. Memory cells are the most important 
building blocks used in the current mode designs. Finally we will cover some 
fundamentals of Nyquist Rate A/D converter and some figure of merits used to 
measure the performance of A/D converters. 
2.2. Current Mode Signal Processing 
2.2.1. Voltage Mode Circuit Design Technique 
Traditional circuit designs are based on voltage mode circuit designs. Operation 
Transconductance Amplifiers (OTA), capacitors and resistors are the basic building 
blocks for voltage mode circuit designs. Voltage mode circuits dealing with signal 
processing'are well developed, such as addition, gain, mixing, continuous time filter, 
integration and differentiation. Voltage mode circuit designs are not only well 
developed for continuous time signal processing. For discrete time signal processing, 
a well know technique, switched-capacitor (SC) circuits are used, which is also well 
developed in recent years. 
5 
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Nowadays，CMOS IC designs are dominated by voltage mode technique. However, 
the development of deep sub-micron CMOS process brings new challenges to 
CMOS analog circuit designers using voltage mode circuit design techniques. The 
design problems for voltage mode circuit designs are: 
a. The design of OTA with high gain-bandwidth product and small offset 
voltage. 
b. The design of circuits is required to operate at low supply voltage. 
c. The requirement of capacitors and resistors with high linearity. 
The gain-bandwidth product (GB) of OTA is the major limitation in speed for 
voltage mode circuit designs; especially it is very difficult to achieve high GB at low 
supply voltage. Extra process step and large area are required for high linearity 
capacitors and resistors, which will increase the production cost. 
2.2.2. Current Mode Circuit Design Technique 
Current mode circuit design technique is an alternative circuit design technique. 
Unlike voltage mode circuit design technique, current is used as signal carrier in 
current mode circuit designs. In current mode signal processing, addition and gain 
are easier to implement compared with voltage mode. Addition is achieved by KCL 
over a node, while gain is done by current mirror. However, for signal mixing, 
continuous time filtering, integration and differentiation, current mode circuit 
technique is not as efficient as voltage mode designs. 
In contrast to problems that voltage mode circuit designers are facing, current mode 
circuit designs do not have these problems. The advantages of current mode circuit 
designs are: 
6 
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a. Fully compatible with digital CMOS process. 
b. Suitable for low voltage supply operation. 
c. High speed operation. 
d. Simple circuitry. 
The above advantages make current mode circuit designs attractive to circuit 
designers. In this project, we will try to explore the current mode circuit design 
technique in CMOS analog/mixed-signal integrated circuit designs. 
Switched Current (SI) circuit design technique is one of the current mode design 
technique for discrete time signal processing. Different kinds of SI memory cells 
were proposed in the past decade. The most popular memory cells are the First 
Generation (FG) and Second Generation (SG) memory cells. In this thesis, we have 
developed a new current mirror memory cell (CMMC), that will improve the power 
efficiency and further simplify the architecture of SI systems. The CMMC will be 
introduced in the Chapter 3 of this thesis. 
2.2.3. First Generation (FG) SI Memory Cell vs. Second 
Generation (SG) SI Memory Cell 
Fig. 2.1 shows the schematic diagram of an FG and an SG SI memory cell 
respectively. Note that we can obtain the output of the SG memory cell either from 
the direct output (lod) or mirrored output (lom). 
' 4 ^ r L T L T L T L 
- W W 
丄M1 M2 I M1 M2 
(a) (b) � 
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Fig. 2.1: fa) The FG memory cell: (b) The SG memory cell and (c) The clock phases 
Both FG and SG memory cells requires DC current sources IB to bias the transistors 
in the saturation region. The operating principle of FG memory cell is as follows; 
when Ol is high, NMOS transistor SI is shorted, Ml and M2 behave like a current 
mirror, and thus the current input IIN is equal to IQUT- At the same time the 
Gate-Source voltage of M2 is stored at the parasitic capacitor Cgs2. When Ol is low, 
51 is opened. The gate of Ml and M2 are disconnected. Since M2 is at saturation: 
(2.1) 
Since Cgs2 stores the gate-source voltage of M2 just before SI is open, the current 
IDSI is memorized and appeared at IDS2. 
The operation of SG memory cell is similar to FG memory cell [7, 18]. Instead of 
having two transistors Ml and M2, SG memory cell only have one memory 
transistor Ml . When 01 is high, 0 2 is low; SI and S2 are shorted while S3 is open. 
The transistor Ml is connected as a diode and the gate-source voltage of Ml is 
stored at the parasitic capacitance Cgsi. Since S3 is open, there is no output current 
available at the output lod. When 0 2 is high, 01 is low; S3 is shorted while SI and 
52 are open. IIN is disconnected from the memory cell, while output current I�d now 
is available at the output and depends on the gate-source voltage stored at Cgsi. The 
direct output lod can only provide unity gain current, for scaled output current, we 
need to add an extra transistor M2, as shown by the grey region of Fig. 2.1(b). 
Since only one transistor is used for SG memory cell, the SG memory cells are 
insensitive to the transistor mismatch problem. However, this is really not an 
advantage for SG memory cells, because most of the time we need non-unity current 
gain for filter or data converter realization, thus we still need to add the extra 
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transistor M2 and the memory cell has lost the mismatch-free advantage. Also the 
transient behavior and the linearity of SG memory cell are worst than FG memory 
cell (reference). Therefore current mode circuits using FG memory cell are 
recommended because it will provide better performance than SG memory cells 
[17]. 
Although FG memory cell provides better performance, it also consumes more 
power. We have developed a more power efficient memory cell to replace FG 
memory cell. The new memory cell will be introduced in chapter 3 of this thesis. 
2.3. Ideal Nyquist Rate A/D converters 
Digital signal is discrete and quantized, thus we need to perform sampling and 
quantization to convert an analog signal into digital signal. Sampling is an activity 
that obtain a set of sequence x(t) from a continuous signal Xc(t) for each sampling 
period T to represent this continuous signal. Using mathematical expressions, at time 
domain: 
x(t) = x^(t)- f^5{t-nT) (2.2) 
n=-oo 
Where 5(t) is the unit impulse function. At frequency domain, if X(co) and Xc(co) are 
the Fourier Transform of x(t) and Xc(t) as illustrated on Fig. 2.2，then: 
X { o ) = t x M - ^ ) (2.3) 
- k=-<o 1 
The sampling activity must be fast enough to avoid signal aliasing problem. Nyquist 
Sampling Theorem states that if we have a band-limited signal Xc(t) with bandwidth 
fhj, the sampling frequency fs = 1/T must larger than 2fN to avoid aliasing problem, 
i.e., fs>2fN 
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A/D converter is a device that converts analog input signal into digital output by 
performing sampling and quantization to a continuous time signal. Therefore A/D 
converter need to obey Nyquist Sampling Theorem, i.e.，the operating frequency of 
A/D converter should be at least twice the signal bandwidth. In practice, Nyquist 
rate A/D converter operates at 3 to 20 times of the signal bandwidth [1]. 
The A/D converter converts the quantized and sampled analog signal into a finite 
number of discrete levels. Mathematically, an N-bit A/D converter with N outputs, 
Bout = {bi, b2, bn} can be expressed as: 
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I J b i 2 - � b ^ . . . + b N 2 - � = I � l Q (2 .4) 
- - I < I <-I 
2 LSB — ^Q 丄 LSB 
Where VL S B is the voltage of least significant bit (LSB), Bout is the digital output, 
and Iref are the analog input and reference signals respectively. 





Analog j Digital ] | | 
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(a) (b) 
Fig. 2.3: (a) The symbol of a 2-bit ADC and (b) the ideal transfer function 
Re-arranging equation 2.4, we have 
lQ=IirIJP\2-�bX+". + bNl-N� (2-5) 
IQ is the quantization error of an ideal A/D converter. 
Assume that lin is a sinusoidal waveform varying between 0 and Iref, the quantization 
error IQ can be assumed as a random signal uniformly distributed between ±/腳/2. 
Now IQ can be expressed by a random variable fQ(x) as shown in Fig. 2.4. 
11 
The Chinese University of Hong Kong 
Department of Electronic Engineering 
CMOS Current Mode A/D Converter with Improved Power Efficiency 





-O.SILSB 0 O.SILSB 
Fig. 2.4: The Probability Density Function fgfx) 
Now we can define the quantization noise power by: 
一丄 LSB J IZ 
The signal power, the power of the sinusoid, is given by 
p (2.7) 
, signal 2 g 
Now we can compute the maximum SNR by 
p. , 12 I } (2.8) 
SNR^ax = l o i G g f = l o l o g - — ^ = e m N ^ i J s m 
尸e 8 Iref / 2 
For example, the highest SNR that a 10-bit A/D converter can achieve is about 
62dB. 
Equation 2.8 defines the theoretical SNR of a N-Bit ideal A/D converter however, 
practical A/D converter cannot achieve the maximum SNR due to non-ideal circuit 
components. In the following sections some commonly used figure of merits to 
measure the performance of A/D converter will be defined [4,5]. 
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2.4. Static Performance Parameters 
2 A 1 . Differential Non-Linearity (DNL) 
Fig. 2.5 shows a non-ideal transfer function with non-linearity error of an ADC. We 
define Xt,k as the code transition current and Xa,k as the mid-point of Xt,k & Xt^ k+i for 
the ideal transfer function, while those with ~ are the values for the real transfer 
function. A is the step size of one LSB. Differential Non-Linearity (DNL) is defined 
as the variation in analog step sizes away from A after gain and offset error removal. 
DNL is defined for every digital value of the converter. An ideal converter has the 
maximum DNL of 0 for all code value. To guarantee the converter is monotonic, the 
DNL at each digital value should lie between 土0.5 LSB. Mathematically, DNL at the 
digital value k can be described by the equation: 
‘ X -X - A (2.9) 
‘ A 
Digital Output DNL^  / 
• • i , � • • Analog Input 
：： / - _ 
Ideal Value . . y j ^ Xt,k X,’“i 
• ¥ 
Fig. 2.5: A Practical AID Converter Transfer Function 
2.4.2. Integral Non-Linearity (INL) 
INL error is described as the deviation, in LSB, of an actual transfer function from a 
straight line. According to Fig. 2.5, we can express INL by: 
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m “ J a r X a ’ k (2 .10) 
‘ A 
The relationship between DNL and INL is given by: 
INL, =Y,DNLi (2.11) 
1=1 
There is still a problem for the definition. The problem is that which straight line 
should be chosen. The INL-error magnitude then depends directly on the position 
chosen for this straight line. At least two definitions are common: "best-fit INL" and 
"end-point INL" (see Fig. 2.6) 
i k INL(Best Fit) 
111111111111 
111111111110 
111111111101 y f / 
111111111100 y y ' ' / • 
111111111011 . .T X / / '''' 
, Actual Transfey'/ / ' 
• Funtion / / / 
• / •• / 
\ / / / m L ( E x \ 6 Point] 
« • z y y 
000000000101 / ' ' ' 
000000000100 / ' ' / 
000000000011 / / 
000000000010 / / 
000000000001 / / . , 
000000000000 L i ^ ^ Input 
Fig. 2.6: The End-Point INL and Best-fit INL 
(I) Best-fit INL provides information about offset (intercept) and gain (slope) error, 
plus the position of the transfer function (discussed below). It determines, in the 
form of a straight lirie, the closest approximation to the ADC's actual transfer 
function. The exact position of the line is not clearly defined, but this approach 
yields the best repeatability, and it serves as a true representation of linearity. 
(II) End-point INL passes the straight line through end points of the converter's 
transfer function, thereby defining a precise position for the line. Thus, the straight 
line for an N-bit ADC is defined by its zero (all zeros) and its full-scale (all ones) 
outputs.  
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The best straight-line approach is generally preferred, because it produces better 
results. Non-Linearity is used to measure the static performance of the converter, 
which usually ignores the dynamic error of the converter. To measure the dynamic 
error of the converter, we use other parameters to measure them, which is reviewed 
in frequency domain 
2.5. Performance Parameters in Frequency 
Domain 
Fig. 2.7 shows the frequency spectrum computed from the output code of a 
non-ideal A/D converter which has a sinusoid input. The sinusoid appears as the 
fundamental frequency of the spectrum while the noise floor is generated due to 
„ quantization noise. Other harmonics are the error generated due to ADC 
non-idealities. We use this example to demonstrate some common performance 
parameters that measure the ADC performance in frequency domain. 
dBFS 
0 >1 n —I 1 1 1 ~ I 1 1 1  
^ F u n d a m e n t a l 
: ; : :SFDji Noise floor 
-50 _ i i r r r i..., -
. ； . . . . i . . . ； , _ — : — 
1 � i t iL i JiliiMriliU l l i i k r i — 
T f j F f 明 I f f f i p i f , f|!ffW 
• I I t I • • ’ • I I  
0 1 2 3 4 5 6 7 8 9 10 
f ( M H z ) 
Fig. 2.7: Frequency Spectrum computed from the output code of a practical ADC 
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2.5.1 • Signal-to-Noise and Distortion Ratio (SNDR) 
Instead of using SNR to measure the performance of an ADC, we usually use SNDR 
to measure it. The difference between SNDR and SNR is that SNDR is the ratio of 
signal power to the total power of noise floor and harmonics, while SNR did not 
consider the power of the harmonics. 
2.5.2. Effective Number of Bits (ENOB) 
The effective number of bits (ENOB) is a measure based on the SNDR of an ADC 
with a full scale sinusoidal input. The ENOB is determined by: 
滅 (2.12) 
6.02 
2.5.3. Spurious Free Dynamic Range (SFDR) 
The spurious free dynamic range (SFDR) is the ratio of the power of the signal and 
the power of the largest spurious within a certain frequency band. SFDR is usually 
expressed in dBc as 
(2.13) 
SFDRidBc) = mog 
Where Xs is the rms value of the largest spurious. In some case it is more convenient 
to express the SFDR with the full scale input (dBFS) as reference rather than the 
input signal, i.e. 
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( f (2.14) 
FS 
SFDR{dBFS) = 10log ^ ^ ^ J 
X s 
\ / 
The relationship between SFDR in dBFS and dBc is given by 
‘ ) (2.15) 
SFDR{dBc) = SFDR{dBFS) — 10 log - ^ 
{ FS \ 
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3. Proposed Current Mirror 
Memory Cell (CMMC) 
3.1. Overview 
In this chapter, a new memory cell, named Current Mirror Memory Cell (CMMC) 
will be introduced for improving the power efficiency of switched current systems. 
Low power designs are demanding in recent years to increase the battery life for 
battery powered portable devices. SI systems provides an alternative approach for 
designers for the development of low voltage, low power analog circuits. SI systems 
using FG and SG memory cells were implemented successfully. FG memory cell is 
believed to be more suitable than SG memory cell for most of the applications; 
‘however, FG memory cell is not optimized for power consumption. We propose a 
new type of memory cell called CMMC, which could achieve similar performance 
as the FG memory cell, but consumes less power. In addition, SI systems using 
CMMC have simpler circuit topology, i.e., using fewer transistors to realize the 
same application, making SI systems more compact. 
3.2. Working Principle of CMMC 
The invention of the CMMC is based on the CMOS current mirror. Fig. 3.1 shows a 
simplified schematic diagram of a n-type and a p-type CMMC. We will use the 
N-type CMMC to illustrate the operating principle. When the switch SI is closed 
(sampling state), the memory cell acts as a current mirror, the I/O current ratio 
approximately equals to the ratio of the aspect ratio of the transistors Ml and M2. At 
the same time the parasitic capacitance Cgs2 stores the gate voltage of M2. When SI 
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is opened (hold state), the gate of Ml and M2 is disconnected. The gate voltage of 
the transistor M2 depends on the charge stored at Cgs2 just before the switch opened. 
Thus for a short period of time, ,the output current remains the same. 
P-type CMMC 
r " M3 M4 " j 
”丨 B + I | N i I 
- [ + 1 
「 • ^ ^ ^ 「 ”• 「 - B 'in 
I 厂 SI 丨 丨 L ' 
L_M:L____CL_K_M_2- J I M A H J 
办 办 Termination 办 
N-type CMMC 
Fig. 3.1: A N-tvpe and a P-tvpe CMMC with termination 
• The working principle of P-type CMMC is the same as N-type. The only difference 
is that for N-type CMMC, biasing current Ir is flowing into the memory cell while 
for P-type CMMC it is flowing out of the memory cell. 
The main drawback of CMMC is that we cannot cascade identical types of memory 
cell, we can only cascade N-type CMMC and P-type CMMC alternatively. P-type 
CMMC has a slower operating speed due to the mobility difference, which means 
that the inclusion of P-type CMMC will reduce the operating speed of the whole 
circuit. However, this problem can be solved by using N-type CMMC to perform the 
gain operation, while P-type CMMC is used to perform unity gain or very low gain 
operations because lower gain operations have larger bandwidth. 
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3.3. CMMC vs. FG SI Cells 
The major power consumption of both CMMC and FG memory cells are static 
power consumption. Thus the power consumption of the memory cells is directly 
proportional to the biasing current consumed by the memory cells. The major 
principle that CMMC used to achieve power saving is to reduce the DC biasing 
current path created when we cascade current memory cells. Fig. 3.2 shows that 
there are four DC current path flowing from VDD to GND when we cascading two 
FG MC. While cascading two CMMC will only require three DC current paths from 
VDD to GND as shown in Fig. 3.1. We can see that CMMC has less current path 
from VDD to GND compared with FG memory cell, therefore power saving is 
achieved. 
,Now we try to compare their performance difference by observing the small-signal 
parameters of this two memory cells. Table 3.1 summarizes the small signal 
parameters of the two different memory cells, where gdsi is the output conductance 
of the DC biasing current source. The derivation of these parameters could be found 
in Appendix I. We can see that both memory cells have similar small signal 
parameters [6]. 
FG memory cell CMMC 
g m\  
Dominant Pole ~ ~ ~ ~ 
‘ Cg^+C识2 
Input Conductance g^i g^i 
Output Conductance gdsi + Sdsl Sdsl 
Table 3.1: Small Signal Parameters of FG MC and CMMC 
In this simple example we can see that CMMC saves 25% power when compared 
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with FG memory cells. We will use an analog delay cell to demonstrate the power 
saving capability of the new CMMC with simulation results to backup our claim in 
section 3.4. 
'•N ij"“1 1 J ^ i L j ” 1 ! LJ iFu I 
cry > - cry"o— i l ; 
n S 1 h p i S2 h j ! h j 1 
M1 C L K M2 M3 ^ M4 | M5 1 
J V V V V i 
First Generation First Generation Termination 
Current Memory Cell Current Memory Cell 
Fig. 3.2: The cascading of two FG memory cell 
3.4. Analog Delay Cell Implementation using 
the two kinds of memory cells 
An analog delay cell is chosen as an example because it is an important building 
block in signal processing circuits. It is used in S/H circuit, integrators, 
differentiators and filter designs. Fig. 3.3 shows the block diagram of the fully 
differential delay cell. 
CLK NCLK 
1 1 1 i 1 1 i W 
Half-Clock + Half-Clock + 
_ , _ , CMFF 
> Delay > Delay > > 
I - I 
Fig. 3.3: Block Diagram of a fully-differential delay cell 
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3.4.1. Delay Cell Implementation by FG Memory Cells 
The implementation of a fully differential delay cell using FG memory cells is 
shown in Fig. 3.4. Cascode configuration is chosen to increase the output impedance 
of the memory cells. 
« b Q ' B ( © ( I ) ' B ' B Q 
l|N+ ‘ M3a M7a ,, 丁 丁 丁 T 
— j ^ M4a — I— M8a -J “ 
H I < 0 - 1 M H I ^ c J ^ ^ T T T I 丨 
H' S1a I—I H S1a I ^ . <1 
M1a ^JLK M5a ^ M6al * | ‘ 
V V V V M10a M10b M13 M14a M14b ‘‘ � . 
T T T T H I _ _ _ | H P OUT 
] — — I I — I — VBN 
•B① ' B ( I ) ① I B « B ( J ) H L J h J l I I I I 
jP M9a M9b M11 M12a M12b 
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1—1 M4b M I—I M8b Uj I ^ -
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VBN P —I |—1 
_, I i j _| I |_ V -
— Sia —I 1— Sla 一 
M1b 丄 NI2b M5b 士 M6b 
V V V V 
Fig. 3.4: The Implementation of delay cell using FG memory cell 
A common mode feed-forward (CMFF) circuit is inserted to eliminate the common 
mode level variation. A more detailed discussion on the CMFF can be found in 
chapter 4. The CMFF circuit consists of transistors M9-M14. The aspect ratio of M9 
and MIO is half of M6 and M8 respectively. This extra pair of transistors with half 
of the aspect ratio as the memory transistors is inserted to extract the varied common 
mode level (Alcm) as shown in Fig. 3.5. The CMFF circuit then removes the 
differential current (Id). Afterwards an extra FG cell is used to copy the varied 
common mode signal and subtract this signal from the output of the delay cell by 
KCL. The whole FG delay cell requires 26 NMOS as memory transistors and 
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another 24 PMOS as biasing current sources. 
Current Mode 
Circuit Input of 
next block 
VcmlO 'cmT 'cmT 'cmT T 'cm 
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Current Mode p^tlj < p v ^ 
Circuit Output of V ^ J L j |_| ^ , | J , | J Alcm cm 
previous block | �h ^ �| |L_ | __ 
1 : 1 : 2 2 : 2 
i 
Fig. 3.5: Working Principle of the CMFF circuit using FG memory cell 
3.4.2. Delay Cell Implementation by CMMC 
The implementation of the delay cell with CMMC is more compact as shown in Fig 
* 
3.6. Same as the FG memory cell implementation, cascode current mirror is used to 
increase the output impedance. The delay cell uses n-channel current mirror for the 
first half delay and the p-channel current mirror for the second half delay. 
M5a I M6a M13a M13b M6b , M5b 
-ed) p ^ f t ^ ^ h rer^R a)'B 
I'MSa M7a M8a IQUT" M14a M14b IQUT" M8b M7b � ‘' ' I N " 
- j M4a U-J ‘ ‘ < T_l M4b I—  M12a I >—I M12b  
r . h 5 1 — — ^ i r ri . ' h 
ato-\ n M u n n UO-K) n S1a l-l I—j H I—I H' S1b H M1a ci^K M2a — M2bM1b 
• ‘ • M10a M9 M10b • 勺 
V V V 
Fig. 3.6: The Implementation of Delay Cell using CMMC 
Again CMFF is used to stabilize the common mode level. The CMFF circuit 
consists of transistors M9-M12. The working principle of the CMFF is the same as 
the FG cell implementation; the only difference is that the generation of the varied 
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common mode level (Icm+AIcm) is done by adding an extra pair of current mirror in 
both positive and negative path. The delay cell using CMMC implementation 
requires 14 NMOS and 12 PMOS as memory transistors, while another 4 PMOS as 
biasing current source. 
H ) (；；)•_ 
Current Mode �"* y " " 
Circuit Output of 
previous block > • .|  
"cm+^ 'cm+'d Current Mode 
0.5(•�+Al_+ld)” ” 八 I c m + l d ) — — ^ " " n ： ： ^ _ 
1 I +Al I +Al 
cm cm cm cm 
1 : 1 : 1 
Fig. 3.7: Working Principle of the CMFF circuit using CMMC 
3.4.3. Simulation Results 
(I) Power dissipation vs. Drain current modulation index 
We define drain current modulation index as the ratio of the maximum input current 
to the DC biasing current. The input for the delay cell is a pair of 180° out of phase 
sinusoidal current. Fig. 3.8 shows the simulation results of the power dissipation of 
the FG and CMMC delay cells under different drain current modulation index. It 
indicates that the power dissipation of the delay cells is constant under different 
drain current modulation index. Also the CMMC delay cell dissipates 38.46% less 
power than the FG memory cell implementation. 
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Power Dissipation vs Drain Current Modulation Index 
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Fig. 3.8: Power Dissipation vs. Drain Current Modulation Index 
(II) Spectral responses of the two delay cells 
We need to verify that the performance of the two approaches is similar in order to 
claim that our approach is more power efficient. Fig 3.9 and 3.10 are the simulation 
• results of the SNDR and the THD of the delay cells under different operating 
frequencies. It demonstrates that the CMMC achieves a higher SNDR and lower 
THD over various operating frequency, but the CMMC uses 38.46% less power 
from the previous simulation result. Thus we can see that CMMC can achieve higher 
power efficiency compared with FG memory cell. 
mmmmmmmmmam^^ma^^m^^mmmmmmmmi^^mmmmmmmmmmmm^^mm^^^miii^^m^mi^mi 
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SNDR vs Operating Frequency 
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Fig. 3.9: SNDR of the delay cell vs. Operating Frequency 
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Fig. 3.10: THD of the delay cell vs. Operating Frequency 
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Table 3.2 summarizes the simulation results of the two delay cells at a drain current 
modulation index of 0.5. 
FG memory cell CMMC 
Supply voltage 2.5V 2.5V 
IB 120uA 120UA 
SNDR @ lOOkHz 76.42dB 83.39dB 
THD @ lOOkHz -76.29dB -82.87dB 
Power Dissipation 3.90mW 2.40mW 
Table 3.2: Simulation Results of FG memory cell and CMMC 
3.5. Conclusion 
In this chapter, we proposed a new CMMC that improve the power efficiency of SI 
systems. The major principle of power saving is to reduce the number of current 
paths flowing from VDD to GND. We have demonstrated the power saving 
capability using a fully-differential analog delay cell. Simulation results shows that 
using CMMC, 38.46% of power is saved comparing with FG memory cells, while 
both of them achieving similar spectral response. This example also demonstrates 
the area saving capability of the CMMC. We need only 30 transistors to implement a 
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4. Architectural Design of the 
12-Bit CMOS AID Converter 
4.1. Overview 
In this chapter, the architectural design and considerations of the ADC will be 
discussed. This chapter introduces the architecture and conversion algorithm of the 
Floating Analog-to-Digital Converter. Afterwards three major design considerations: 
accuracy, speed and power consumption of the ADC is discussed. For accuracy and 
speed considerations, we will try to locate the building blocks that limit the speed 
and accuracy of the ADC. The circuit non-idealities of these critical blocks will be 
investigated to see how they affect the accuracy and speed of the ADC. For power 
‘consumption, we try to investigate the relationship between the power dissipation 
and the number of bits/stage used. This chapter ends with a summary on the final 
architectural design of the ADC. 
4.2. The Floating Analog-to-Digital Converter 
The Floating Analog-to-Digital Converter (FADC) was an invention of the 
VLSI/ASIC design lab of the Chinese University of Hong Kong. The motivation of 
the invention of the FADC is to develop a flexible A/D architecture which is able to 
balance the operating speed, power dissipation, resolution and die size. Another 
motivation is to develop a flexible architecture for the future development on 
mixed-signal hardware description language (HDL). 
FADC is a kind of multi-step ADC. The major difference between FADC and other 
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multi-step ADC is the elimination of the need of embedded DAC in each sub-stage. 
The embedded DAC is replaced with analog subtraction circuits and amplifiers. 
Fig. 4.1 shows the architecture of a 12-Bit FADC purposed in [26]. This ADC 
provides a 12-bit output code for each analog sample using three identical 4-bit 
ADCs. Within two 4-bit ADCs，a residual generation circuit consist of decision logic, 
subtracter and 16X amplifier is inserted to provide the input for the next stage ADC. 
S a �e ' H o l d L J c � a�e I — J Middle — • Fine 
C* 咖' 4-bit 4.bi 丨 4-bit 
AJD Selection AJD Selection A/D 
Logic anc Logic anc I 
� • Residual • • Residual I 
f Amplifier T Amplifier T 
4-bit 4-bit 4-bit 
encoder encoder encoder 
� ~ ~ 11 � , ^ 
One Sub-Stage « �r y 
12-bit Data Output Buffer 
Fig. 4.1: Architecture of the 12-Bit FADC purposed in�261 
Fig. 4.2 shows the schematic diagram of the 4-bit stage and the residual generation 
circuit in [26]. 
V V,N  
i 1 L < _ n ^ L v o . 
V … ! c z ^ 
： i I i i 
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Fig. 4.2: Redrawn Schematic of a 4-bit stage in [261 
The building block limits the speed and accuracy of the sub-stage is the residual 
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generation circuit. The residual generation circuit consists of four op amp to perform 
signal subtraction and amplification. The slowest part of the circuit is the amplifier 
with a gain of 16. Assume the op amp is properly compensated; we can treat the op 
amp as a first-order system. Consider the gain circuit shown in Fig. 4.3, if we need 
the output settling accuracy as P%, we need: 
GB = - ^ ^ ln(l - P%), p = — ^ (4.1) 
P 
R2 
R1 I V ^ 
V i n O - C Z D - U 
Fig. 4.3:丨nvertinq amplifier with Negative Feedback 
If we target the A/D converter to have a sampling rate of 20MHz, Table 4.1 
summarize the GB requirement for gain stage with different gain and different 
settling accuracy requirement: 
Gain = -2 Gain = -4 Gain = -8 Gain = -16 
P% = 90% 43.98MHz 73.29MHz 131.92MHz 249.20MHz 
P% = 99% 87.95MHz 146.59MHz 263.86MHz 498.40MHz 
P% = 99.9% 131.94MHz 219.88MHz 395.79MHz 747.59MHz 
Table 4.1: GB requirement with different gain and settling accuracy 
We can see that the GB requirement of the op amp is very large in this estimation. 
Fig. 4.4 shows an implementation example of a two-stage OTA using 0.6|xm CMOS 
technology [2]. Simulation result shows that the OTA could achieve a 
gain-bandwidth product of 172.70MHz, however, dissipating 17.43mW at a 5V 
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supply. The large power consumption and high voltage supply is not favorable. Also 
after the implementation in IC the GB of the OTA will degrade significantly due to 
parasitic effects. It is impossible to design a two-stage OTA with a GBP of 400MHz 
using 0.6}im CMOS technology. This is the one of the major reason why the 
measurement result of the FADC purposed by [26] is unsatisfactory. 
X - _ I  
V - J � 
fe c c 
•200 n2oo L 
J ^ L i n 
� L L 300 
Maoo 300 P . … _ ^ ~OVout 
I, < ‘ W f I i “ 
800 
一 —J —J 一 
75 1 I 75 � 1 5 0 � 3 0 0 
^  
Fig. 4.4: A Two-Stage OTA Implementation 
To avoid the problem of large GB, we will try to realize the FADC using current 
mode circuit technique. The reason why we need large GB OTA in voltage mode 
circuits is because feedback is used to control the gain. Feedback can give us an 
amplifier with precise gain at the cost of lower speed. Thus we need a very high GB 
to compensate this tradeoff. However, for current mode circuit technique, we usually 
do not need to use feedback to control the gain. If we need a constant gain stage, we 
just adjust the aspect ratio of the memory transistors to achieve a constant gain. 
Addition and subtraction of signals are simply done by KCL. Thus, current mode 
circuits usually operate much faster than voltage mode circuits. 
In this project we will try to implement the ADC using floating ADC architecture 
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and current mode circuit technique. Also fully differential design is chosen to reduce 
the noise caused by the digital signals. The targeted resolution of the converter is 
12-Bit. 
4.3. Conversion Algorithm 
Floating ADC uses identical low resolution sub-stages to construct a high resolution 
ADC. For simplicity, we will use a 4-bit ADC which uses 2-bit stages as an 
example. 
Since we adopt fully differential designs, the end-points of the transfer function of 
the 4-bit ADC are different to the one shown in Fig. 2.3(b). The input range of this 
example is from -0.5IFS to O.SIFS- If IFS = 16, we can compute the decision levels 
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Fig. 4.5: Transfer Curve of a 4-bit and 2-bit ADC under same input range 
Fig. 4.5 is the transfer curve of a 4-bit and a 2-bit ADC under same input range. If 
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we want to construct a high resolution ADC using a 2-bit ADC, we need to find out 
the residual signal that has not been converted by the 2-bit ADC. In this example, 
since our input range now is from -8 to 8，each segment of the coarse 2-bit ADC 
should map into the whole input range. Assume the input now lies between -8 and -4. 
It means that we need to map the short segment -8 to -4 in the x-axis of the curve to 
the full range, i.e.，-8 is mapped to -8 in the full range and -4 is mapped to 8 in the 
full range，and thus the mid-point, -6, will be mapped to the 0 in the full range. Thus 
we define a set of subtraction level (ICAL) which corresponds to each digital output 
computed by the 2-bit ADC, in this example, this set of level would be {-6，-2，2, 6} 
which corresponds to the digital output {“00”，“01”，“10”，“11”} respectively. Table 
4.2 lists the computed decision levels. 










- 2 . - 2 
-3 
j 4  
-5 
- 6 - 6 
-7 
- 8 - 8 
Table 4.2: Decision Levels of 2-bit and 4-bit ADC 
Assume our input IIN now is 1.5. Now IIN lies between 1 and 2. From the conversion 
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table, the digital output corresponding to this analog input is "1001". 
If we implement the 4-bit ADC using two identical 2-bit ADC, we need to perform 
the A/D conversion twice using 2-bit ADC. From the conversion table，we get “10” 
for the first A/D conversion by the two bit ADC. Afterwards we need to compute the 
residual signals for the analog input of next conversion. Firstly we need to find out 
the subtraction level (ICAL)，corresponding to the current stage digital output. In this 
example, we found that ICAL = 2. Afterwards we can find out the residual signal (IRES) 
of this stage by: 
r -2^(1 -J ^ (4.2) 
IRES -丄 ^CAL) 
Where N is the number of bits converted by this stage. In this example N = 2. Using 
this formula, IRES = -2. This is the analog input to the second conversion, which 
, g i v e s "01" as the least significant two bits. The overall result would be “1001” 
which is the same as using one 4-bit ADC for A/D conversion. The overall 
resolution can be extended by repeating the above procedures. 
4.4. Accuracy Considerations Due to Circuit 
Non-Idealities 
4.4 .1 • Gain Error of Residual Generator 
One of the building blocks which limits the resolution of the A/D converter is the 
residual generator. Consider the block diagram of one sub-stage A/D converter with 
gain error and offset error at the residual generator as shown in Fig. 4.6，we ignore 
the offset error first, i.e., los = 0. lREs[n] is the residual output of the n-th stage, 
while IRES[0] = IIN. 
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^ s ( n - i ) + E ( n - j ) M-Bit Ideal A/D  
Converter res(n)+E(n) 
^ ^ x2  
“ ^ ^ ^ ^ ^ ^ 
Fig. 4.6: Simplified Model for residual generator non-idealities 
The accumulated error E[n-1] at the input of the n-th stage can be expressed by the 
equation: 
E\n-11 = I且 - = ^ (4.3) 
L � 2似 ( 2 ^ (1 + gO/o)广 1 (2^ (1 + g%))”-i 
We need to keep E[n-1] less than half LSB (of the M-Bit stage) to ensure the ADC 
can give the correct conversion, i.e., we need to satisfy the following inequality: 
Ips < 1 / (4.4) 
( 2 " " ( l + gO/o))”- i 2 LSB 
The gain error of the residual amplifier, when implemented using current mode 
circuit technique, depends on the matching of the memory transistor. In our target 
technology the worst-case current mismatch of two transistors is 5% [8]. According 
to this mismatch parameter we can estimate the resolution we can achieve using 
different number of bits per stage. 
1-bit stage 2-bit stage 3-bit stage 4-bit stage 
I F S = 1 2 8 H A 36.54nA 97.94nA 215.96nA 453.51nA 
IFS=256^A 73 .0BnA 195 .88nA 431 .92NA 9 0 7 . 0 3 n A 
IFS=384HA. 109.63NA 293.82nA 647.88nA 1 . 3 6 1 ^ A 
Table 4.3: Gain error current seen by the last stage input for the 12-bit converter 
We can see that the error current is small compared with half of the LSB of the 
M-bit sub-stage, thus the gain error of the residual amplifier would not be the major 
source of error for the ADC. 
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4.4.2 . Offset Error of Residual Generator 
To consider offset error, we ignore gain error, i.e., g% = 0. Using the same 
convention as we consider the gain error, the accumulated error E[n-1] can be 
expressed as: 
E[n-l] = i:t{2^J • (4.5) 
k=\ 
五["- I W o s 2似 - 1 
Again we need to keep E[n-1] less than half LSB (of the M-Bit stage) to ensure the 
ADC can give the correct conversion, i.e.，we need to satisfy the following 
inequality: 
2似 ( 2〜） 1 (4.6) 
IQS 2 B 
,Assume IFS = 256|iA, Again we try to substitute different value of los to see the 
impact of the offset error to the accuracy of the overall ADC. 
1-bit stage 2-bit stage 3-bit stage 4-bit stage 
los = lOnA 40.94^A 13.64^A 5.84|iA 2.72nA 
Ios=20nA 81.88^A 27.28^A 11.68^A 5.44nA 
los = 50nA 204.7^A 68.2^A 29.2|iA 13.6^A 
los = lOOnA 409.4^A 136.4nA 58.4^A 27.2^A 
Table 4.4: Offset error current seen at the last stage input for the 12-bit converter 
From the above expression we can see that the impact of the offset error is far larger 
. t h a n the gain error, special attention is needed to reduce the offset error. 
4.5. Speed Consideration 
Another consideration in ADC design is the operating speed. Since FADC is a kind 
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of multi-stage ADC, pipelining between stages will make the speed of the overall 
ADC be limited by the operating speed of a single stage. The major speed limitation 
of a sub-stage ADC is the analog blocks, mainly the current sample-and-hold and the 
residual generator. Both of these two blocks are required to perform gain operation. 
For the current sample-and-hold, it needs to generate a number of copies of input 
current for the comparators and the input of the residual generator. For the residual 
generator, we need to provide gain operation during the generation of the residual 
signal. As stated in chapter 3, when we implement current mode analog circuits 
using CMMC, we can only cascade n-type and p-type CMMC alternatively. Since 
the residual generator is cascaded to one of the output of the current 
sample-and-hold, thus we can only use different types of CMMC to implement the 
current sample-and-hold and the residual generator. As the operating speed of the 
» 
p-type CMMC is approximately three times slower than N-type CMMC, we need to 
adjust the gain factor of the current sample-and-hold and the residual generator. If 
adjustment is required, the gain of the current sample-and-hold for a M-bit sub-stage 
will be pM-l) + 1 + 1 = 2M+I，since we need 2^-1 copies of input current for 
comparison, one for the residual generator input and one for the Common-Mode 
Feedforward circuit. The gain of the residual generator will be However, we 
need to reduce the gain of the residual generator for operating speed optimization, 
since we will implement the residual generator using p-type CMMC. The gain of the 
current sample-and-hold and the residual generator will be adjusted as + a and p 
respectively, where 
a p = (4.7) 
To optimize the operating speed, we want the operating speed of the current 
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sample-and-hold and the residual generator the same. Since p-type CMMC is 
approximately three times slower than n-type CMMC, thus we want to adjust a and 
P such that: 
^ a <3p (4.8) 
Using the above criteria, we can find that the gain of the current sample-and-hold 
and residual generator against different no. of bits per stage as listed in Table 4.5. 
1-bit 2-bit 3-bit 4-bit 
Gain of current Sample and Hold 3 5 9 17 
Gain of residual generator 1 2 4 8 
Table 4.5: Gain of the current sample and hold and residual generator 
Since the gain of the circuit and the operating speed of the circuit are design 
trade-off, we can see that the fewer the number of bits per stage use, higher the 
operating speed of the circuit. 
4.6. Power Consumption vs. No. of Bits per 
Stage 
The power consumption of the overall ADC varies as we choose different number of 
bits per stages. The major reason of the variation of the power consumption of the 
overall ADC is the different number of basic components required to build up the 
overall ADC using different number of bits per stage. The most dominant kinds of 
components affecting the power consumption are the comparators for level decision, 
D type Flip-Flop for data alignment in the pipeline and the overall DC bias current 
consumed in the analog circuitry. 
Table 4.6 summarizes the number of the components used when different number of 
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bits per stage is chosen to implement the overall ADC. 
Bits/Stage No. of DFF No. of Comparators DC bias current for analog circuits 
1 48 12 2161CM 
2 30 18 1921CM 
3 24 28 2241CM . 
4 20 45 3121CM 
Table 4.6: Number of components required for different sub-stage. 
Simulation results indicate that power dissipation of the current comparator is 
440^W at 20MHz. From the standard library datasheet provided by the foundry, the 
power consumption of the D-FF is 5.56|.iW/MHz at 3.3V supply. Since our circuit 
targets at 2.5V supply and 20MHz operation, the power consumption of the D-FF 
would be about 64|^W. For the DC current consumed by the analog circuit, we have 
lumped all the common mode currents for comparison. We choose ICM = 128|iA for 
the common mode current level. The estimated power consumption of the overall 
ADC vs no. of bits per stage is plotted as Fig. 4.7 
Power Dissipation vs No. of Bits per stage 
80 1 
70 -
| 6 � ^ ^ 







、 0 ‘ ‘ 
1 2 3 4 
Bits/Stage 
Fig. 4.7: Estimated Power Dissipation vs. Different Sub-stage 
We can see that the minimum power consumption occurs at two bits per stage. 
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4.7. Final Architectural Design 
We have decided to use 2-bit per stage after careful consideration between the speed, 
accuracy and power consumption trade-off. Table 4.7 summarizes the architectural 
design of the converter: 
Circuit Technique Current Mode Circuit Design “ 
Supply Voltage 2.5V 
Sampling Rate 20MHz 
Resolution 12-Bit 
Signaling Fully-Differential 
Technology 0.6\im CMOS 
Common Mode Current 128|iA 
‘ No. of Bits per Stage 2 
Table 4.7: Summary on Finalized Architectural Design 
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5. A/D Converter Implementation 
using CMMC 
5.1. Overview 
In this chapter the implementation of the major building blocks of the A/D converter 
will be presented. The major building blocks of the converter are: Current 
Sample-and-Hold, Common Mode Feed-Forward Circuit, Differential Current 
Comparator, Residual Generator and the Thermometer Code to Binary Code 
Decoder. 
5.2. Current Sample-and-Hold 
The sample-and-hold circuit should have wide-bandwidth and high accuracy as it 
largely determines the performance of the whole A/D converter. The implementation 
of the current sample-and-hold is simply an n-type CMMC providing multiple 
outputs, as shown in Fig. 5.1. Since our converter uses fully differential signaling, 
we need two identical CMMCs to sample both positive and negative signal path. 
'in 'sh 'sh 'sh ^'sh 'sh_cm 
\f \ f \ f \ f \ f \ t 
:bias"~pi j —I •—1 1—1 I —I 一 
N C L K \ ~ ~ ~~ -M3a �J S ^ M4a M4b M4c M6a M8a 
(jtM r F r |H |P 
X L ‘ T M2a M2b M2c M5a M7a 
_ _ ^ I T ” 
1 1 : 1 : 1 : 2 : 1 
Fig. 5.1: Half Circuit of Current Sample-and-Hold 
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Clock feedthrough (CFT) error due to the switching of the control signal for SO is 
the major error introduced to the current sample-and-hold. Since the gate 
capacitance of the switch and the memory transistor are comparable, the CFT error 
will be larger in SI systems than SC. The large CFT error requires us to pay special 
attention on sizing the current sample-and-hold. 
� Q Q a j 
(D 
— C c 
l|N (I ( ^ h •OUT 
H i ^ j T r J ^ H 
M1 n ' Ms 丄 •K|M2 
CgT 
1 r ^ A 
Fig. 5.2: The CFT problem, only interested parasitic capacitance is shown 
Consider the circuit as shown in Fig. 5.2, due to the presence of the parasitic 
capacitance of Ms and M2, the CFT problem is unavoidable when O goes from 
high(VH) to IOW(VL), resulting an error in the drain current of the same transistor. 
Based on an approximate first-order analysis [19], the CFT voltage Vc2 in M2 can be 
expressed as: 
、 2 = • ( 「 " - 「 : ） （5.1) 
Where Cc is the parasitic capacitance of Ms and Cg is the gate capacitance of M2. 
After some numerical analysis, we can find that the CFT error current (Icf) due to 
charge injection is given by: 
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+ AK{WIL)V,\ - AK{WlL)[V^, (n) - V, (5.2) 
Which consist of both signal dependent and signal independent error. 
CFT error cancellation schemes should be used in order to achieve high resolution. 
There are a number of methods to reduce the CFT error of the sample-and-hold 
circuit. 
5.2.1. Signal Independent CFT Cancellation 
Fig. 5.3 shows a redrawn schematic diagram of the circuit for signal-independent 
CFT current cancellation circuit purposed by [20]. 
MSL 卜 — M 6 
(D (D 
丨 ~ I � 
n H J T H r H h j t h l 
MSp' 'hM4 Min_ 'hM2 
i ~ I 1 A 
Fig. 5.3: Redrawn schematic of the circuit for signal dependent CFT cancellation 
Using superposition and neglect the current input Ij. Since M2 and M4 are the same 
size, the CFT current introduced for these two transistors due to switching are the 
same. P-type current mirror M5 and M6 copies the drain current of M4 and 
connected to the drain of M2, with reversed direction. Now the CFT current is 
cancelled by this simple circuitry, however, this circuit only deals with 
signal-independent error, since we neglect the presence of Ij in this analysis. 
43 
The Chinese University of Hong Kong 
Department of Electronic Engineering 
CMOS Current Mode A/D Converter with Improved Power Efficiency 
Using Current Mirror Memory Cells 
5.2.2. Signal Dependent CFT Cancellation 
Fig. 5.4 shows the circuit for signal dependent CFT cancellation. The working 
principle of this circuit can be explained as follows. The aspect ratio of M3 is twice 
as M2. Since the gate capacitance of a MOSFET is directly proportional to the gate 
diffusion area, the gate capacitance of M3 is approximately twice of the gate 
capacitance of M2 approximately. Recall equation 5.1, the clock feedthrough 
voltage Vc3 is half of Vc2. 
J P M Q A J 
Qj - M 
(D (t> 
- T ： I 丄 T 
jl TT_|H LTX_|H 
M1 N' 'HM2 'HM3 
^ 2A 
Fig. 5.4: Redrawn schematic of the circuit for signal independent CFT cancellation 
Substitute the CFT error voltage back to equation 5.2 and after some mathematical 
manipulation, the CFT current is equal to 
+ = (5.3) 
In contrast of the circuit shown in Fig. 5.3, this circuit only cancels the signal 
dependent term, however, signal independent CFT error still remains. 
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5.2.3. Complete CFT Cancellation 
To cancel both signal independent and dependent clock feedthrough error, Tan 
suggest a complete CFT cancellation circuit in [6]. The circuit is shown as Fig. 5.5. 
: a a， : a3 
� 
HlJFIIJH J L - J H TX_IH _JT_jh 
MO r • h Ml 厂 • h M2 厂 'kM3 I 'kM4 
1 : (X 丨 ： ctj ttj : a. 
Fig. 5.5: The Complete CFT cancellation suggested in�61 
.By some mathematical manipulation [6], we get 
lo in +1/2) = [(«4 - «3) + ia2 - a l ) ] / , («) + _ "Vl + f — ^ (5 .4) 
To have a unity gain cell with complete CFT cancellation, we have to solve 
'{a4 - a3) + {a2 -a\) = \ (5 5) 
<(\ 1 w 1 n , • 
+ =0 
\cir4 a3 j ya2 a\ 
One set of the solution is al=0.3, a2 = 1.4, a3 = 0.25 and a4 = 0.15. The sizes of the 
switches are the same size. 
These three methods can reduce the clock feedthrough error. However, both three 
methods have ignored the channel length modulation effect. Note that both three 
methods requires additional p-type current mirror. These three methods can reduce 
the clock feedthrough error only when the current mirror is ideal. Another problem 
of the complete clock feedthrough cancellation is the span of the aspect ratio of the 
memory transistors is large, about 10 times. Narrow width effect of small transistors 
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is also not included in the analysis. The current matching using large span of 
memory transistors are not satisfactory, thus in real case the cancellation effect of 
this method is not as good as expected. 
5.2.4. CFT Cancellation by Transmission Gate 
Instead of adding dummy structures to copy the error voltage and eliminate them, 
we can solve the CFT problem starting from the switches. One of the simplest 
methods is the use of transmission gate as a switch. We use the same aspect ratio of 
PMOS and NMOS to form a transmission gate. Fig. 5.6 shows the memory cell 
using transmission gate as switch with the parasitic capacitance. Using superposition, 
we find the clock feedthrough voltage generated at the memory transistor M2 due to 
. t h e complementary clock. 
� Q Q a j 
— ^ • ^ C N 
丨丨N ” ~ | M s } H h 丨。UT 
-TT Cp 
p h L 
O C 丁 
1 5 ~ A 
Fig. 5.6: CFT cancellation by Transmission Gate 
厂 � - 厂 J + 厂 1 - 厂 （ 5 . 6 ) 
Since the aspect ratio of the PMOS and NMOS are the same, Cp and CN are 
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approximately the same. We can see that the clock feedthrough voltage is cancelled 
using transmission gate, however, we do not use transmission gate in our design. 
The problem of using transmission gate as a switch is that the off-resistance of the 
transmission gate is not high enough for the switch to behave as open circuit, when 
the operating voltage is 2.5V. 
5.2.5. CFT Cancellation by Dummy Switches 
Besides transmission gate, we can use a dummy NMOS for clock feedthrough 
cancellation as shown in Fig. 5.7. 
jQ QAJ 
y 11 O Cc ？ Cdummy ,, < 
l|N n — I o — - i H h 丨OUT 
H U ^ in^^^|H 
M1 Ms Md -L •hM2 
CgT 
1 ； ~ 
Rq. 5.7: CFT cancellation bv dummy switch 
C C, (5.7) 
Ldummy + Ig ^c 十 
The aspect ratio of Md is half of Ms. This sizing makes the parasitic gate 
capacitance Cdummy of Md approximately the same as the parasitic gate-source 
capacitance Cc of Ms, which will make the CFT voltage Vc2 approximately equals to 
zero, i.e., the CFT error is cancelled. 
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The only drawback of this method is that we need to use a pair of complementary 
control signals, which is difficult to make the rise/fall time and arrival time exactly 
the same. However, this method still can eliminate most of the clock feedthrough 
error. 
In this ADC design, we will use the dummy switch to minimize the clock 
feedthrough error. 
5.3. Common Mode Feed Forward (CMFF) 
For fully differential designs, the signal itself is defined as the difference between 
the positive path and negative path, and independent of the common mode level of 
the two paths. Fig. 5.8 shows two different set of differential signals, although their 
• common mode level are not the same, however, the two set of differential signals are 
considered as carrying the same information in fully differential designs. 
This signal is 
i k / out of range + 
Z 
P I " 
O lcM2 
w 
L — • 
Fig. 5.8: Two examples of fully differential signals 
Although the variation of the common mode level does not affect the information 
carried by the differential signals, however, in circuit design, variation of common 
mode level will lead to saturation and instability problem. For voltage mode circuit 
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design, too much variation of the common mode level will drive the OTA into 
saturation as shown in Fig. 5.8，Differential signals IINI will be distorted since the 
common mode level pushes IINI+ into the saturation region of the OTA. For current 
mode circuit design, too much variation of the common mode level will drive the 
memory transistors into linear or even cutoff region, which will decrease the 
operating speed of the memory cells drastically. 
To avoid the common mode level variation problem, common mode stabilization 
schemes are required in differential circuit designs. Common-mode Feedback 
(CMFB) circuit are widely adopted in the voltage mode circuit technique. The 
working principle of CMFB in voltage mode circuit designs is simply detect the 
varying common mode level at the output of an OTA, and use it to adjust the biasing 
voltage or current of the OTA to make the output common mode level stable. 
O U T \ 
o u r / G M 
2VCM — ^ ^ 
Fig. 5.9: Block Diagram of a CMFB circuit 
We can use CMFB in current mode circuit design technique in the same manner [6]; 
Fig. 5.10 shows the schematic diagram of a SG memory cell with CMFB circuit. T2j 
is the current source that preset a common mode current level, if we wants the 
common mode current level be J, we need to preset the current source T2J to have a 
current of 2J. Ti and T2 are the memory transistors of this memory cell. During Oi, 
TI and T2 are diode connected with a DC biased TGI and TG2 to increase the input 
conductance of the memory cell. By KCL, the sum of the current flowing through Ti 
and T2 should be 2J, i.e., if the common mode level is nominal, current flowing 
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through the node X should be 2J. However, if the common mode level is increased 
to 2(J+AJ), the varied portion (2AJ) will flow into the gate-source parasitic capacitor 
TNI and TN2. Since the gate-source voltage of TNI and TN2 increase, the current flow 
through TNI and TN2 increase also. This increment adjusts the stored gate-source 
voltage ofTi and T2 until the common mode level is changed back to 2J. 
Tp. J Tp, J T„ J • J CMFB 
i I h h "^““ 
^ i i .  
——'h 
丁01 0^2 
l i i l nH HJH 
Tci Tq 
^ M — 
Tni r Tn2 1 
Fig. 5.10: SG memory cell with CMFB 
Although we can adopt CMFB in current mode circuit design, however, there are 
two major drawbacks of using CMFB. 
1) The CMFB circuit mentioned at Fig. 5.10 uses current-to-voltage and 
voltage-to-current conversion, which is a non-linear conversion that will introduce 
non-linearity to the memory cell. 
2) Feedback circuits always have a penalty of speed reduction. In this case CMFB is 
also a feedback circuit thus the speed of the memory cell is reduced. 
Instead of using CMFB to perform common mode level stabilization, we can also 
consider to use Common-Mode Feedforward (CMFF). 
The general CMFF technique is illustrated by Fig. 5.11 
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® z L ：  
• • 
(c) 
Fig. 5.11: The General Principle of CMFF 
(a) A model of a general current-mode circuit block during its output phase. J is the 
biasing current, Id+ and Id- are the differential output currents. Transistor Tno and Tni 
are matched. 
(b) A way of generating the common-mode current. Transistor Tni and Tns have the 
half-size of transistors Tno and Tni. Transistor Tpo, Tpi and Tp2 have the same size, 
and J is the biasing current. Therefore, we get Icm = i/2(Id+ + Id-), which is the 
common mode component. 
(c) Feeding currents Id+, Id- and -Icm to the following circuit block as shown in Fig. 
5.11(c). The input currents to the following circuits are Id+ - Icm and Id- - Icm, rather 
than Id+ and Id-. Therefore, no common mode components propagate to the following 
circuits. 
The common mode signal are not propagated from block to block, thus the variation 
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of common mode level is avoid. Also note that the signal path does not contain any 
feedback and high impedance node, the operating speed of the overall memory cell 
is not degraded. 
In this work, CMFF is chosen to stabilize the common mode level for the whole 
ADC to utilize the advantages of current mode circuit designs. 
5.4. Differential Current Comparator 
Comparator is a circuit which compares two input signals and determines which 
input is larger. Since our ADC adopts fully differential designs, we need to have a 
differential comparator, i.e., we need a comparator which can determine the equation 
5.8 is correct or not. 
/+ -厂 > /+ - 厂 （5.8) 
^in ^ in ^ ^REF 上 REF 
Rearranging equation 5.8, we can remove the minus sign operation. The removal of 
minus sign is preferred because the comparator only needs to compare two positive 
currents. 
+ J- > 厂 + 广 （5.9) 
I M 十 I R E F �I IN T 1REF 
The design of differential current comparator is based on the latched-comparator. 
However, the latched-comparator is a voltage mode comparator，thus we need to 
perform I/V conversion before the comparison. The \N conversion can be simply 
done by a diode-connected MOSFET. Unlike the CMFB circuit, non-linear 
conversion here is acceptable since comparator is a non-linear device, we only 
interest in which differential signal is larger. 
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5.4.1. Regenerative Latch 
The regenerative latch uses positive feedback loop to achieve a very high gain. Fig. 
5.12 is the working principle of the regenerative latch [1]. 
丁 VDD 丁 VDD 
J ,J f r ^ Q cud 
V|N+ HI：：! [ l l -^ t j hi- ViN. V'n" 




clk=1 .U t J — ^ ^ ^ ~ — 
~ ^ h r* 
I ~ L _ , 1 _ GND 
^GND 
(c) (d) 
Fig. 5.12: (a) The Regenerative Latch: (b) The Regenerative Latch - Reset Mode; 
(c) The Regenerative Latch - Comparison Mode and 
(d) Simplified Schematic at Comparison Mode. 
When elk = 0，the regenerative latch is in Reset Mode. The complementary output 
will be reset to zero at the reset mode. When elk = 1, the regenerative latch is in 
Comparison Mode. The circuit can be simplified as a pair of inverter connected with 
positive feedback. Since the output of the positive feedback connected inverters can 
not be the same, the two digital outputs now must be complementary to each other. 
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The operating speed of the regenerative latch is based on the time constant of the 
positive feedback connected inverters. From Fig. 5.13 we can set up two sets of 
differential equations: 
g t V 冷 R ! CllgrrVy 
g T V y ^ R j C l lg^Vx 
Fig. 5.13: Small Signal Model for the regenerative latch at comparison mode 
丄 V ) ^ 丄 广 办 少 n (5.10) 
p V, + — + C “ - = 0 
‘ R dt 
< 
“ ‘ R dt 
Define the difference between Vx and Vy be AV, x = RC. The regeneration process 
can be described by the first order equation: 
= (5.11) 
The regeneration time constant thus equals to: 
^ 丄 (5.12) 
Although the operating speed of the regenerative latch is very fast, the drawback of 
the regenerative latch is the relatively large offset error and a large kickback noise. 
Kickback noise is generated due to the charge transfer into or out of the input, which 
is required to turn on or off the positive feedback transistor. 
5.4.2. Pre-amplifier 
To reduce the kickback noise problem of the regenerative latch, pre-amplifier is 
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inserted between I/V conversion MOSFET and the regenerative latch to isolate the 
kickback noise generated by the latch. The characteristics of the pre-amplifier are: 
low gain, high bandwidth and relatively low offset error. Fig. 5.14 shows the 
schematic diagram of the pre-amplifier. It is just a classical CMOS differential 
amplifier with differential output. The input differential pair has a relatively large 
aspect ratio to decrease the offset error due to device mismatch during fabrication 
process. 
V O U T ' O — < • < O V O U / 
•h 3 0 - 3 0 P' 
IP 
V B I A S O — H 
T 
Fig. 5.14: The Pre-Amplifier 
5.5. Residual Generator 
Residual generator is used to generate the residual signals of the current sub-stage 
for the next stage input. The generator collects the sampled analog input, at the same 
time, choose one set of pre-defined ICAL, depends on the conversion result of the 
current stage. The residual generator computes the difference between the sampled 
“ analog input and the chosen ICAL, which is 0.375IFS, 0.125IFS, -0.125IFS and 
-0.375IFS as described in chapter 4, and then amplify their difference by where 
M is the number of bits converted in the current stage. In our design since all the 
stages are 2-bit sub-stages, so the amplification factor is 4. 
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Again as our design is a fully differential design, we express the signals as a pair of 
positive and negative signals, i.e., mathematically, the residual generator is trying to 
compute: 
T ~ -A( J - J 、 （5.13) 
^out ^out - in ^CAL) 
Since Im = Iin+ - lin" and ICAL = ICAL. - ICAL", • 
LOU： - = 2 X 2(/: - 1 ; - IC： + ICALI (5.14) 
Similar reason to the differential current comparator, we wants to remove the minus 
operation. Rearranging the positive and negative terms, we get: 
C = 2 x 2 ( C + W ) , C - =2x2(7,- + W ) (5.15) 
The residual generator is designed based on the equation 5.15. Fig. 5.15 shows the 
schematic diagram of the residual generator. Again CMFF is used to stabilize the 
common level. The working principle is the same as the sample-and-hold circuit, the 
circuits that surrounded by dashed boxes are the CMFF circuits. 
r 1 I 1 , • • I I 
M1a M2a I M5a j M1b M2b ！ M5b 1 
h j ^ E H u I Jh ^ u H u I 
I ( ) I — ！ — l| ( ) — � — ‘J — ‘ •cmout c^mout 
"BIAS I 3 4 RC J丨BIAS D & PC ； 
M3a M4a ！ M6a j M3b M4b I M6b | 
L -一 — 一 r 1— 一 一 稱 一 一 . 一 , 
- I 1•三 H•三华 
+ + I M8 M10a M10b i 
21,N^  2ICAL- 2 1 , 2 1 。紅 + I I 
I ^ H H B m m J h h i m J 
I M7 M9a M9b i 
L - - t : L � J 
Fig. 5.15: The Residual Generator 
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5.6. Thermometer to Binary code Decoder 
For each sub-stage in the ADC, the comparators compare the sampled input with 
three sets of reference current. After the comparison a set of 3-bit digital output in 
thermometer code format is generaterd. Although the thermometer code is 3-bits, 
however, it only consists of for four possible outputs, which can be represented by 
2-bits only. Also most of the digital signal processing is based on binary code; 
therefore a thermometer to binary code decoder is required. The design of the 
decoder is simple and can be realized by composite gate. Table 5.1 is the truth table 
of the thermometer to binary code conversion. According to the truth table we can 
write down the logic equations to compute D<1> and D<0> as: 
D < 1 >= 7M < 1 > (5.16) 
D<0>=TM <2> +TM < 1 > TM <0> 
1 
TM<2> TM<1> TM<0> D<1> D<0> 
1 1 1 1 1 
1 1 0 X X 
1 . 0 1 X X 
1 0 0 X X 
0 1 1 1 0 
0 1 0 X X 
0 0 1 0 1 
0 0 0 0 0 
Table 5.1: Truth Table of the Thermometer to Binary Decoder 
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CMOS composite gate deals with negative logic equations, rewrite the equation 
using De-Morgan's Theorem: 
D < 1 >= TM < 1 > (5.17) 
< I .• 
Z) < 0 >= TM <2 >. {TM < 1 > +TM < 0 >) 
Based on the logic equations, we can design the decoder using composite gates. The 
completed decoder is shown in Fig. 5.16. 
TIV|<1>— 一 D<1> 
^ - " L p ^ J ^ — - D < 0 > 
™ < o >  
Fig. 5.16: The Thermometer to Binary Decoder 
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6. Layout Considerations 
6.1. Overview 
Circuit layout is one of the design portions of integrated-circuit manufacturing. 
Layout is the design portion that changing the schematic level design to the real 
physical structure of an IC. For mixed signal circuits, special attention on layout are 
required to avoid the switching noises generated by the digital circuits contaminate 
the analog circuits. Also special attention is required for analog layout to improve 
the matching of devices due to process imperfection. In this chapter, a number of 
layout issues associated with SI systems and analog design are covered [3, 6, 7]. 
6.2. Process Introduction 
In this project, AMS CMOS CUP 0.6^m Technology is used. It is a triple metal, 
double poly CMOS process. Our design only uses the three metal layers and the 
poly 1 layer. The wafer cross-section diagram of this process is shown in Fig. 6.1 
[8]. 
N-MOS ^ O S 
p — — ^ ^ 
P4MM \ N-WM / 
PBiAtlWl 
Fig. 6.1: Wafer cross-section diagram in AMS CMOS CUP 0.6um Process 
Fig. 6.2 shows the layout diagram of a NMOS and PMOS in this process. 
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liplWiMliililili 卜，� � �醒 _棚冊冊 ! & �1 ! _ » « • I 
, 1 1 | 1 麵 ） S L P l i i i i i ^ ^ — 
WiM ^^PPLUS 
PMOS (10/0.5) NMOS (10/0.6) 
Fig. 6.2: Layout of a PMOS and a NMOS. both have the aspect ratio 10/0.6 
In this project the current mode A/D converter consists of MOSFETs only, another 
major class of components we use is the ESD protected I/O pads, the ESD pads are 
included in the Appendix II of this thesis. 
The following sections will discuss some important layout issues [3]. 
6.3. Common Centroid Layout 
Device mismatch in IC designs is unavoidable due to random process parameter 
variation and imperfection during fabrication process. Common Centroid Layout 
technique was introduced to improve the matching of a group of transistors, resistors 
or capacitors. The four principles of Common Centroid Layout are: 
I. Coincidence: 
The Centroid of the matched devices should coincide approximately. 
II. Symmetry: 
The array should be symmetric around both X and Y axis. 
III. Dispersion: 
The array should exhibit the highest possible degree of dispersion. 
IV. Compactness: 
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The array should be as compact as possible. 
Fig. 6.3 demonstrates how the rules are applied to a pair of matching transistor Ml 
and M2. 
c e n ^ i d of M1 and tsymmetrical along y-axis 
M2 are the coincident j ‘ “ 
n n n i n 
— \ T 一 一 r i 
3 S S \ S 3 S 3 S 
^ K) N> 1 
+ ^  
Symmetrical along x-axis 八 
S 3 3 s i s 3 3 3 
to M I M N> 
+ Routings are not shown 
Fig. 6.3: Simplified lavout of a pair of transistor using Common Centroid layout 
A simulation of the cascode current mirror is done to find out the critical matching 
, transistors. Fig. 6.4 and Fig. 6.5 are the schematic diagram and the simulation results. 
We try to vary W and Wc of the memory transistor 13 and the cascode transistor 12 
respectively to simulate the mismatched transistor to estimate the current matching 
effect. 
I 1 J 
中 NEUS I 
I 10 I 12 
I I I ine t i a n e " � 
wiot-SM Mtiwc 
- n 9 - l 0 nel14 netS n | " 1 0 
"vi 
而 v d c - 2 ,L “ W 1—14 ndfi^  
‘ 丨_ ^ •^Hf^St^iw 
I—|u drufftoM w n a ^ ^ J• 1u 
ng« 10 * 'gixJ! gnd! ‘ � r v | - 1 0 
1 i-i • i-
gnd 
Fig. 6.4: The schematic used to evaluate the matching of current due to W variation 
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Fig. 6.5: The Simulation Result of current matching effect. 
The result indicates that the most critical matching are the memory transistors. The 
mismatch of current is proportional to the mismatch of W. On the other hand, the 
mismatch of cascode transistors are not critical, the current output is near constant 
even the mismatch of Wc is 10%. As a result the Common Centroid Layout 
technique is applied to the memory transistors only, while the interdigitized layout 
technique is used on the cascode transistors, as shown in Fig. 6.6. 
f fefllgHKIfBlifa M ^ ^ ^ B U l M a M l ^ I I 
^ ^ • I M I 謹 I ^ ^ M f H i n i l I 
、一、~ 〜、 \ \ 一-"一 . 、 、 — 二 、 卜 ― - - " 
I I I I I I 
kxHark 
• _ _ < I _ _ I 
I I I I 
I I I I � I I ( » • 
w I I I I 
I I I I 
L J L J 
Cascode Memory 
Transistors Transistors 
Fig. 6.6: An Example Layout of a Current Mirror 
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6.4. The Design of Power Supply Rails 
The IR drop at the power supply rails affects the performance of SI systems [7]. The 
IR drop problem seriously affects the reference current matching. The reference and 
the biasing current of SI systems usually implemented with long channel length or 
cascode transistors to reduce the channel length modulation effect, which may lead 
to reference current matching problem. However, channel length modulation effect 
is not the most critical non-ideality which leads to reference current mismatch. The 
matching of reference and biasing current is very sensitive to the variation of 
Gate-Source voltage of these biasing transistors. Consider the example in Fig. 6.7. 
The two reference currents Irefi and Irefz are designed to be matched; however, the 
two transistors are located 900|am away each other. Their sources are connected to 
. the power supply rail by MET2 layer, which is 3|im wide and the supply rail has a 
current of 5mA pass through it. If the sheet resistance at MET2 layer is 70mQ/•，the 
total IR drop at the source of M2 would be: 
VGS2 = 5mAX(900nm/3^m) X 70mQ=105mV (6.1) 
This example shows that poor supply rails design may lead to serious degradation of 
performance. To avoid this, wide supply rails are used to minimize the IR drop 
effect. , 
5mA l y i g 丁 g 卿 l y 例 : 义 r ^ J ^  
‘ - 4 
,''ref1 ‘ Iref2 
Fig. 6.7: An example of IR Drop problem affecting two matching current 
Besides IR drop consideration, separate power supply rails for analog and digital 
circuits are required. Noisy digital circuits generate switching noise that will 
contaminate the analog circuits. If we just use a common supply rails for both digital 
63 
The Chinese University of Hong Kong 
Department of Electronic Engineering 
CMOS Current Mode A/D Converter with Improved Power Efficiency 
Using Current Mirror Memory Cells 
and analog circuits, the performance of the analog circuit will be seriously degraded 
due to the digital circuits switching noise feeding through to the power supply. Thus 
the separation of digital supply rails and analog supply rails are required for A/D 
converter design. 
6.5. Shielding 
Shielding is required to separate sensitive analog part away from noisy digital 
circuits in mixed-signal designs. Some of the building blocks contain both analog 
circuits and digital circuits, for example the current Sample-and-Hold (S/H) circuit. 
The S/H consists of current mirror which is analog circuit, at the same time we need 
a switch to control the S/H either at the sampling state or hold state. For these cases 
‘ sh ie ld ings are required. We need to shield the noise sensitive signals and 
components (e.g., the memory transistor), as shown in Fig. 6.9. 
ISSSBSBBDHHHHDBHBBIBE^HBBBBSBSSI 
^ ^ i i H i i i m i i B i i 
；B^HIIHMB: I 
flu—I 
I S B ^ i ^ ^ H S B I Shielded Memory 
Switches ^ m i i ^ M ^ n 
. i s o l a t e d _ ^Substrate 
f f P f f ^ ^ ^ ^ ^ ^ ^ Contacts 
Fig. 6.8: The layout of current S/H applied shielding 
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6.6. Layout of the whole design 
Fig. 6.9 shows the full chip layout of this design, with the indication of the 
separation of analog and digital parts. 
I B w H I 
画||||||11丨1— I '1(111 » S^R-SFT'S'-R "TZ^ » . ， ; I ； 
i l i § i i M p ‘ , B a i ^ i ( a 丨* -'--Lffi, § 
Fig. 6.9: The Layout of the whole deisqn 
The core area of the current mode ADC is just 1.3mm X 0.8mm. The layout of the 
IC is based on the floor-planning as shown in Fig. 6.10. Digital parts and analog 
parts are separated to minimize noise coupling from digital part to analog part. Since 
the six stages of the ADC are identical so the layout of the circuit are tidy and 
regular. . 
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Fig. 6.10: The floor-planning of the design 
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7. Simulation Results 
7.1. Overview 
In this chapter the simulation results of the ADC are presented. Simulation results of 
the two most critical blocks, the current sample-and-hold circuit and the differential 
current comparators will be presented in this chapter to verify that these two critical 
blocks can fulfill the 12-Bit ADC requirement. 
Since the computation requirement for a full chip simulation is too high, it is 
impossible to simulate the performance parameters by performing a full chip 
simulation. Thus, we will compute the performance parameters by MATLAB using 
the post-layout simulation result of one sub-stage ADC. All the circuit simulations 
.’ are done using spectreS under Cadence version 4.4.6.100.49. 
7.2. Simulation Results of the Current 
Sample-and-Hold 
The resolution of the ADC is limited by the SNR of the current Sample-and-Hold 
circuit, thus we need to simulate the performance of the current Sample-and-Hold to 
see if it will meet the requirements of the ADC. 
We have-performed a series of transient simulations to verify the functionality of the 
Sample-and-Hold circuit. Fig. 7.1 shows the transient output of the circuit. The 
sampling frequency and the input frequency are 20MHz and 0.865MHz respectively. 
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Fig. 7.1: Transient Waveform of the Current Sample-and-Hold Circuit 
We can see that the Sample-and-Hold circuit operates properly. The SNR of the 
sample-and-hold circuit is simulated using MATLAB and the output from spectreS 
(Fig. 7.1) as inputs. Fig. 7.2 shows the power spectrum computed from the samples 
“ collected by the Sample-and-Hold circuit in MATLAB. 
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Fig. 7.2: Output Frequency Spectrum of the Sample-and-Hold Circuit 
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The SNR of the output spectrum is 83.2dB, which is high enough for a 12-Bit A/D 
application. 
Fig. 7.3 shows the computed SNR of the output of the Sample-and-Hold circuit 
under different sampling frequency. The ratio of input signal frequency to the 
sampling frequency is keeping constant. 
SNR vs Sampling Frequency 
84, .——..• • • I I  





82.51——‘ ‘ ‘ ‘——‘‘ T ‘  
10® io' 
Frequency (Hz) 
Fig. 7.3: Output SNDR of the Sample-and-Hold vs. Different Sampling Frequencies 
We can see that the curve is start falling around 20MHz, thus the bandwidth of the 
sample-and-hold circuit is around 20MHz, which is the target sampling frequency of 
our ADC. 
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7.3. Simulation Results of the Differential 
Current Comparator 
We need to verify the operating speed and the resolution of the current comparator 
to ensure the performance of the ADC is not limited by the comparator. Fig. 7.4 
shows the transient simulation result of the current comparator. It shows that the 
delay of the comparator is about 2.32ns, which means that the operating frequency 
of the converter can achieve is 215MHz, which is fast enough for the ADC operates 
at 20MHz. 
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Fig. 7.4: Transient Simulation for the propagation delay of the comparator 
We try to vary the difference between the two input signals to test the resolution of 
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the comparator. For an ADC with resolution 12-bit and full scale current (IFS) of 
256[IA, the resolution of the comparator should be less than 63nA. We found that 
even the input difference is smaller than 40nA; the comparator still can give a 
correct comparison. It shows that the differential current comparator fulfills the 
requirement of the ADC. 
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Fig. 7.5: Transient Simulation to verify the resolution of the comparator 
7.4. Simulation Results of the overall ADC 
using One-Stage Simulation Result 
The computation power requirement for a full chip simulation is too high which 
make it impossible to verify the performance parameters of the converter using full 
chip simulation. So instead of a full-chip simulation, we perform simulations using a 
single stage. Afterwards we use MATLAB to compute the performance parameters 
of the overall ADC. 
The simulation of a one stage sub-ADC is to record the digital output and the output 
residual signals with different input value. These values are recorded to construct the 
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transfer curve of the ADC. Once the transfer curve is determined the code transition 
levels could be determined and the DNL and INL of the ADC could be found. Fig. 
7.6 shows the DNL and INL plot of the ADC. 
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(b) INL (BEST END-POINT FIT) 
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Fig. 7.6(a): Simulated DNL Plot and (b) Simulated INL Plot 
We can see that the maximum DNL and INL the ADC achieve are 0.78 LSB and -0.9 
LSB respectively. 
The frequency domain parameters can be obtained by first perform A/D conversion 
of a set of input sine wave generated using MATLAB by the transfer characteristic 
just obtained before. 
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Fig. 7.7: Simulated Output Spectrum of the ADC 
From Fig. 7.7, the ADC achieves 71.77dB SNDR, 71.80dB SFDR and -71.79dB 
THD, which is equivalent to 11.6 ENOB. 
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7.5. Power Simulation of the Overall 12-Bit 
ADC 
Although we cannot verify the performance parameters using full chip simulation, 
we can find out the power consumption of the overall ADC using full chip 
simulation. 
Digital Analog 
VDD VDD Current-controlled 
9 Current Sources 
Idinst(t) yf ” lainst(t) \ / 
A n a l o g ! ~ ~ Digital \ / C 
IN - ADC _ O U T ^ ^ ^ ^ 
~ T ldinst(t)X lainst(t) 
V V V V 
Fig. 7.8 Power Simulation of the ADC 
The power dissipation of a circuit is given by: 
Power = VsuppLY 乂 Peerage 
The method used above is to use the capacitor to perform integration of current and 
averaging so that we could obtain laverage. This method is suggested since the old 
simulators are not able to perform integration of a signal. Nowadays the simulators 
could perform integration of a signal easily thus we do not require setup the 
current-controlled current sources and capacitor for integration. 
Consider Fig. 7.8, our ADC is supplied by two DC voltage sources for separated 
digital and analog supply. The total power dissipated by the ADC can be found by: 
Power = l^suppLY x ^ t t � + !醒t it)]dt (7.2) 
To simulate the power dissipated by the ADC, we perform the transient simulation to 
record the transient currents drawn from the supply voltage sources. Afterwards, we 
integrate the transient currents and plotted the integration result using circuit 
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simulator. The power dissipation of the ADC can be found by simply multiplying the 
slope of the curve with the DC power supply voltage, since the slope of the curve 
representing the average current drawn from the supplies. To demonstrate the power 
saving ability of the CMMC, we have performed the schematic level simulations to 
find the power dissipated by the ADC using CMMC and FG memory cell 
implementation. Fig. 7.9 and Fig. 7.10 show the integration result of the transient 
current of the ADC using CMMC and FG memory cells respectively. 
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Fig, 7.9: Integration Result of Transient Current drawn from supply (CMMC) 
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Referring to the simulation results, it indicates that the ADC using CMMC dissipates 
42.38mW while the ADC using FG memory cell dissipates 76.59mW. It 
demonstrates that the new CMMC can saves 44.67% of power. 
A full chip post-layout simulation is performed for the overall ADC using CMMC to 
estimate the power consumption. It indicates the converter consumes 46.08mW. The 
increased power dissipation is caused by the parasitic capacitances. 
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Fig, 7.11: Integration Result of Transient Current drawn from supply (Post-Layout) 
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7.6. Summary 
Table 7.1 summarizes the simulation results of the 12-Bit current mode ADC using 
CMMC. 
Supply Voltage 2.5V 
Sampling Frequency 20MHz 
Resolution 12-Bit 
Maximum DNL (magnitude) 0.78LSB 




• ENOB 11.6-Bit 
Power Consumption 46.08mW 
Table 7.1 Summary of the Simulation Results of the ADC 
From the simulation results, we can see that the ADC could achieve an ENOB of 
11.6 bit. The maximum magnitude of DNL and INL are less than 1 LSB. This 
ensures the conversion process is monotonic. Another point is that we can see that 
the SNDR achieved by the ADC is similar to the SFDR. This can be explained as 
there are no noise models available in the simulator, thus the output SNDR is limited 
by the harmonic distortion. Schematic level simulation shows that the ADC using 
� CMMC implementation can saves about 45% of power compared with the ADC 
implemented using FG memory cells. 
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8. Measurement Results 
8.1. Overview 
In this chapter measurement results of the current mode ADC prototype will be 
presented. We will present the measurement setup at the beginning of this chapter, 
afterwards measurement results will be presented and a detailed analysis of the 
results will be presented at the end of this chapter. 
8.2. PCB Design Consideration 
A Printed Circuit Board (PCB) is required to perform measurement of the ADC. 
Poor design of the PCB will make the performance of the prototype degraded. The 
most important issues about the PCB design for the ADC is the grounding problem 
[13]. Many A/D converter manufacturers, suggests to use split ground planes, state 
in the data sheet: "The AGND and DGND pins must be connected together 
externally to the same low impedance ground plane with minimum lead length. Any 
extra external impedance in the DGND connection will couple more digital noise 
into the analog circuit through the stray capacitance internal to the IC." Their 
recommendation is to connect both the AGND and the DGND pins of the A/D 
converter to the analog ground plane [14]. This approach has the potential of 
creating a number of additional problems. One of the problem is the ground side of 
the digital power decoupling capacitor should be connected to the analog plane or 
the digital plane. Another potential problem is that we cannot have a signal trace 
across the analog ground plate and the digital ground plate. Since there will be no 
return path near the trace and the current will have to flow through a big loop. 
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Current flowing through big loops produces radiation and high ground inductance. 
A PCB with a single ground plane, partitioned into analog and digital sections can 
usually solve the problem, without creating the additional problems caused by a split 
ground plane. If the layout is done properly, the digital ground currents will remain 
in the digital section of the board and will not interfere with the anal~g signals. We 
need to ensure that all the digital traces are routed within the digital region, while all 
the analog traces are routed within the analog region as shown in Fig. 8.1. 
Ground Plate 
/ 
Analog Region J - • - Analog Region 
.. ~natg RriI [ 
• 1 J 
I ~:~ rn 1 • • ~~I 4~ I~L-I~I , 
jl11ttt'i 1 IIIIIIII llll511 ••• ~lll Digital Region 
Fig. 8.1: Partitioning of Analog and Digital Region on a PCB 
Based on the above principles a PCB is designed for the ADC prototype as shown in 
Fig. 8.2. The completed testing board is shown in Fig. 8.3. 
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8.3. Measurement Setup 
Table 8.1 lists the equipments used for the measurement and Fig. 8.4 shows the 
measurement setup. Since the output terminal of the signal generator are 50Q 
matched, the clock input terminal and the signal input require 50Q matching also. 
The digital data captured by the logic analyzer will be processed using MATLAB to 
compute the performance parameters. 
HP Infmium 500MHz Oscilloscope 
HP E3631 Triple Output DC Power Supply 
Agilent 1692A Logic Analyzer (PC host required via IEEE-1394 Interface) 
LeCroy LW420A Arbitrary Waveform Generator 
HAMEG HM8130 Programmable Function Generator 
. GW Dual Tracking DC Power Supply 
A PC with IEEE-1394 interface 
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Fig. 8.4fa) :The Block Diagram of the Measurement Setup and 
(b^ The Measurement Setup for the ADC (PC not shown) 
The measurement of the static parameters and frequency domain parameters uses the 
same measurement setup. We use MATLAB to perform an ideal D/A conversion to 
convert the digital signals into a set of analog samples at the beginning. For finding 
frequency parameters, we directly compute the output spectrum by applying FFT to 
the converted signal. To find out the static parameters, a statistical based method, the 
Histogram Testing, or Code Density Test is used to find out the DNL and INL of the 
converter. The working principle of the Histogram Test is included in the Appendix 
‘ III of this thesis. A commercial A/D converter is used to test the correctness of the 
MATLAB source codes before applied to the measurement results of our prototype, 
which is also included in Appendix IV. 
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8.4. Measurement Result 
8.4.1. static Parameters 
There are several methods to measure INL and DNL of an ADC. In this 
measurement, the statistical based method, Histogram Test, is chosen to measure the 
static parameters of an ADC [15]. The basics of histogram test are given in 
Appendix III of this thesis. The histogram test is performed with the ADC operates 
at 2MHz. 1.3M Samples are taken to ensure the confidence level of the result is high 
enough. We use a 99kHz input signal for this measurement. Fig. 8.5 shows the DNL 
and INL plots of the prototype. 
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(b) INL (BEST END-POINT FIT) 
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Fig. 8.5(a) The DNL Plot and (b) The INL Plot from measurement 
The measured maximum DNL and INL of the prototype is 27LSB and 60LSB 
respectively, which is unreasonably large. It indicates the A/D converter could not 
reach 12-bit resolution. 
8.4.2. Frequency Domain Measures 
To find the frequency domain parameters of the ADC prototype, we apply a pair out 
of phase sinusoidal inputs to the ADC; the digital outputs are collected by the logic 
analyzer for analysis. 
We will perform an ideal D/A conversion using MATLAB on the collected digital 
outputs; afterwards FFT is performed to the converted analog outputs to compute the 
output power spectrum. Finally the frequency domain parameters can be obtained 
from the spectrum. The choice of the input signal frequency must be carefully 
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chosen due to the spectral leakage problem. Spectral leakage is the result of an 
assumption in the FFT algorithm that the time record is precisely repeated 
throughout all time and that all signals contained in this time record are periodic at 
intervals corresponding to the length of the time record. A non-integral number of 
cycles in the time record violates this condition will causes spectral leakage. 
Unfortunately, most of the applications deal with an unknown input, which means 
that there are no guarantees of sampling an integral number of cycles. Spectral 
leakage distorts the measurement by spreading the energy of a given frequency 
component over the adjacent frequency lines. To minimize the effect window 
function can be applied to the sampled record. 
In the measurement of the ADC prototype, since the stationary input is known as we 
can control the input signal frequency. Besides window function can be applied to 
the sample record, we also choose the input signal frequency such that: 
f . = ^ x f s (8.1) 
^ SPEC 
Prime number is chosen so that the input tone must be chosen to be unique with 
regard to sampling frequency. 
Fig. 8.6 shows the measured frequency spectrum of the ADC prototype. The input 
signal frequency and the sampling frequency is 250.625 kHz and 5 MHz 
respectively. 
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Fig. 8.6: Measured Output Frequency Spectrum of the ADC prototype 
From the measured output spectrum, the SNDR, SFDR and THD of the ADC is 
39.02dB, 41.88dB and -41.18dB respectively. Using equation (2.12), the ADC 
achieves 6.18 ENOB. The frequency domain parameters also shows that the A/D 
converter could not reach 12-bit resolution. 
The above measurement is repeated for different sampling frequency. Fig. 8.7 shows 
the SNDR, SFDR and THD of the ADC vs. sampling frequency. Since there is no 
suitable measuring instrument to generate high frequency clock signal with DC 
offset, the maximum frequency we can measure is up to 5MHz. 
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(a) SNDR vs. Sampling Frequency 
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(c) THD vs. Sampling Frequency 
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Fig. 8.7: (a) The SNDR. (b) The SFDR and (c) The THD vs. Sampling Frequency 
We can see that the SNDR, SFDR and THD are nearly constant over the entire 
measurement range. 
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8.5. Discussion 
Table 8.2 summarizes the measurement result of the ADC prototype: 
Supply Voltage 2.5V 
Resolution 12-Bit 





ENOB 6.18 Bits 
Power Consumption 51.52mW 
Table 8.2: Measurement Results I 
The measurement result of the ADC cannot reach 12-bit resolution. Since the 
simulation results of the major building blocks and the prediction of the performance 
of the overall ADC by single stage simulation results does not show any evidence 
that the performance of the converter cannot reach 12-bit resolution. We try to put 
the focus on the circuit blocks that are not considered in the current mode converter 
design. 
Because all of the measuring instrument uses voltage mode operations, thus for our 
current mode A/D converter, a V/I conversion circuit is required to interface our chip 
to measuring instruments. The V/I conversion circuit used in this prototype is 
adopted from [6]. Fig. 8.8 shows the schematic diagram of this V/I converter. 
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Fig. 8.8: The on-chip V/I conversion circuit 
The advantage of this circuit is the simple topology. The working principle of this 
• V/I conversion circuit is to create a virtual ground at node X. This is achieved by the 
transistor M6 and M7. If virtual ground is achieved at node X，the small signal 
current flowing into node X would be determined by: 
/ -Kml (8.2) 
Since M3 and M4 is a pair of current mirror, the iouT is equals to im, and thus a 
linear V/I conversion is achieved. The DC level of the virtual ground is setup by the 
transistor Ml , M2, M5 and M6. Again Ml and M2 are current mirror pair, ignoring 
channel length modulation effect, the gate voltage of M6，i.e. node X, is equals to 
the VcM applied at the gate of M5. Thus the DC level of the virtual ground can be 
easily controlled by adjusting VCM. 
The above circuit only shows the single-ended V/I conversion circuit. We can easily 
obtained a fully differential V/I converter by using two V/I converters. The VCM 
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controls the input common mode level, while the pair of differential input applies to 
the input of the V/I converters. Finally a CMFF circuit is added at the output of the 
two V/I converter to stabilize the common mode level. The only drawback of this 
circuit is the use of an off-chip resistor R. Fig. 8.9 Shows the simulation result of the 
power spectrum of iout when a sine wave input is applied to Vin. 
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Fig. 8.9: Power Spectrum of the V/I converter output 
The output achieves 76.40dB SNDR which is good enough for the 12-bit A/D 
requirement. 
The V/I conversion circuit appears to works well; however, the circuit neglects the 
effect of the parasitic capacitance of the bond pad. Since the parasitic capacitance of 
the bond pad is directly connected to the virtual ground, the impedance looking into 
the node X is modified by the bond pad capacitance and the bond wire inductance. 
Node X does not behave like a virtual ground because of the added parasitic effects. 
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From the foundry datasheet, the parasitic capacitance of the bond pad is 4pF. The 
estimated bond wire inductance is about 2nH. We add the parasitic capacitance and 
inductance to the input of the V/I converter and perform the simulation again, this 
time the SNDR is decayed to 41.35dB. The frequency spectrum is shown in Fig. 
8.10. 
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Fig. 8.10: Simulated Output Power Spectrum with parasitic effect 
We can see that" the SNDR is seriously affected by parasitic effect. Recall the 
measured output power spectrum of the ADC prototype, the SNDR is roughly the 
same as the V/I converter, this demonstrates the SNDR of the input signal will affect 
the overall SNDR of the converter also i.e., the output of the V/I conversion circuit. 
To improve this problem we can increase the resistance of the resistor R. Fig. 8.11 
shows the output power spectrum with R increased 10 times. 
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Fig. 8.11: Output Power Spectrum with R increased 10 times 
We can see that the SNDR of the V/I converter is improved to 48.08dB. However, 
the improvement is not significant enough. We have 7dB SNDR improvement with 
R increased ten times, however, we still have a limit on increasing R , thus the 
performance of the V/I converter could not reach the 12-Bit ADC requirement, and 
thus, the SNR of the A/D converter also degraded. 
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9. Conclusion 
9.1 • Research Methodology of this Project 
This research project starts with an aim to implement an A/D converter using CMOS 
technology with reduced power consumption. Fundamentals and performance 
bottlenecks of the A/D converter is studied at the beginning. Voltage mode circuit 
design technique is chosen at the beginning. The major problem that voltage mode 
circuit technique is that it is difficult to design a low power OTA with high enough 
gain-bandwidth product. To avoid the OTA design problem, current mode circuit 
technique is explored to see if current mode circuit technique is suitable for this 
research project or not. The pros and cons of the current mode circuit techniques is 
studied and found that current mode technique is suitable for A/D design. Finally, 
current mode circuit technique is chosen to implement the A/D converter. 
The design of the A/D converter follows a top-down design approach. The 
architectural level design considerations were studied first. Afterwards the 
requirements for the circuit building blocks were analyzed. Finally transistor level 
implementation was done and an ADC prototype was made. Measurement of the 
ADC prototype was made to verify the performance of the ADC. The measured 
parameters are not satisfactory thus the final task is to find out the reason for the 
poor performance. Some suggestions to improve the performance of the ADC is 
made at the end of this report. 
95 
The Chinese University of Hong Kong 
Department of Electronic Engineering 
CMOS Current Mode A/D Converter with Improved Power Efficiency 







‘ ^y^hoice of PesigrN^ 
Voltage Mode Current Mode 
Limitation Studies Circuit Design? Circuit Design? 
Suitable for this design?  
Architectural 
• Level Design of , 
„ > 一 the ADC Limitation Studies 
^ i3 I Suitable for this design? 
M C H 
I 1 1 1  
o £ 5 " Specification of 
o £ ^ Building Blocks 
.E i £ ^ Requirement 
c - r - 3 -S -D O oi 
g O E w J> C E c « ,, 
5 i §11 ] ！ 
C a g ® ® ^ ^ ^ ^ ^ ^ ^ ^ 
o .1 s： o a> Transistor Level 
Impementation 
�r 





Fig. 9.1 The Research Flow 
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9.2. Comparison between Voltage Mode and 
Current Mode Circuit 
During the design of the 12-bit current mode ADC, some advantages of current 
mode circuit design techniques are demonstrated. Firstly, the circuit topology of the 
current mode circuits is simple, as the basic building blocks of the circuits are only 
current memory cells and current mirrors. While in voltage mode circuits, the basic 
building block is the OTA, which is a more complicated circuit. Secondly, the 
current mode circuit can achieve higher operating speed because of the lower 
internal conductance. In contrast, voltage mode circuits usually consists of high 
impedance nodes inside the circuits thus frequency compensation is required. 
Moreover, current mode circuit design is more suitable for low voltage supply 
operation than voltage mode design because reduction in supply voltage directly 
reduce the signal swing of the voltage mode circuits, and high performance OTA 
which operates at low voltage is extremely difficult to design. Current mode circuit 
technique does not have these problems because the voltage supply only requires to 
keep all the transistors in saturation. 
Although the current mode circuit has a number of advantages compared with 
voltage mode circuit design, however, there are also some disadvantages such as all 
the measurement instruments are operated in voltage mode, thus a V/I conversion 
circuit is required to interface the current mode ICs to the instruments. The design of 
V/I conversion circuit with high linearity and low noise level is difficult. The major 
source of noise in SI systems is the clock feedthrough error. Fig. 5.2 shows a 
simplified schematic of the clock feedthrough problem, we can see that the reason 
why SI systems have higher noise level is that the sampling capacitors in SI systems 
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are smaller. The sampling capacitors used in SI systems are the parasitic capacitance 
of the transistors, while SC systems use double-poly capacitors with larger value. 
Although the noise level is higher in SI systems, the current mode circuit technique 
is still suitable for circuit performing signal processing, if the noise level problem is 
carefully considered. 
9.3. Contribution of this Project 
A new class of CMOS current memory cell, Current Mirror Memory Cell (CMMC), 
is developed to improve the power efficiency of CMOS analog circuits. The CMMC 
is developed base on the FG current memory cell architecture. The CMMC 
eliminates the redundancy circuits of the FG current memory cell to reduce power 
consumption. The differential analog delay cell using CMMC saves 38.5% of power 
compared to conventional design while maintaining the same performance. 
Moreover, the A/D converter using CMMC in this thesis saves 45% of power 
compared to conventional designs. 
A CMOS current mode 12-bit A/D converter is designed to demonstrate the 
advantages of CMMC. Simulation results demonstrates good performances of the 
converter using CMMC, however, the prototype fails to achieve 12-bit resolution. 
The poor performance of the A/D converter is caused by the poor performance of the 
on-chip V/I conversion circuit. 
This project demonstrates current mode circuit design techniques are suitable for 
low voltage, high speed and low power analog circuit designs. The use of the new 
CMMC current mode circuits has saved 44.67% of power saving compared with 
traditional circuit designs. A new prototype with an improved V/I conversion circuits 
is required to demonstrate the true potential of the designs. 
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A . Appendices 
A.I. Small Signal Analysis on CMMC and FG 
Memory Cell 
We try to perform small signal analysis on the CMMC and FG memory cells to 
compare the theoretical performance of the two cells. Referring to Fig. 3.1 and Fig. 
2.1(a), which is the schematic diagram of the CMMC and FG memory cell, we 
replace the transistors and current sources with small signal models, the circuit 
would be simplified as shown in Fig. A.l and A.2, where gdsi is the output 
conductance of the DC bias current sources 
lin l o u � ^ o^n : r « > 
Vir + Vout 
_ A i j iVg爲 (D . 
gdsi gmlVgsl Cgsi _ Cgs2 gm2Vgs2 gds2 
I 
Fig. A.1: Small Signal Analysis on CMMC 
lir 'out 
o ^ n 1— r ^ 
Vin + Vout 
. . ^ = r Vgsi=Vgs2 & . . 
gdsi Qdsl QmlVgsi Cgsi Cgs2 gm2Vgs2 9ds2 9dsi 
_ I I j I 
Fig. A.2: Small Signal Analysis on FG memory cell 
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To find the input and output conductance of the CMMC and FG memory cell, we 
use the circuit configuration as shown in Fig A.3. 
I in 'out 
1 — ~ 0 — 1 ~ O ~ - < - 0 - ^ 
/ ^ N Vin Memory Vout Vin Memory Vouti^J^N 
( J ^ Cell V V Cell 
V Gin = lin/Vin Gout = ^oJ^ouX V 
(a) (b) 
Fig. A.3: The Circuit Determines (a) the Input Conductance and 
(b) the Output Conductance 
Ignore the effect on the parasitic capacitance, for CMMC: 
Input Conductance (Gin)： Output Conductance (Gout)： 
I in ~ Sml^gs\ + Sdsl^in ^ out ~ Sml^gsl + Sdsl^out 
hn - {Sm\ + Sdsl )Kn ^out = iSdsl )^out 
Gin « gm\ ^out = Sds2 
For FG memory cell: 
Input Conductance (Gin)： Output Conductance ( G o u t ) : 
hn ~ Sm\^gs\ + SdslKn + SduKn hut ~ Sm2^gs\ + Sdsl^oul + Sdsi^oul 
hn = (gml + gdsl + gdsi y.n hut = {Sds2 + gds, 
Gi„ « g^i Gout 二 gds2 + 8ds, 
To find the frequency response of the two kinds of memory cell, parasitic 
capacitance is also included for analysis. For CMMC, the dominant pole of the 
circuit can be determined at the input side of the memory cell: 
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Dominant Pole (coc = 1/RinCin)： 





For FG memory cell, the dominant pole of the circuit is also determined at the input 
side of the memory cell. The value of the dominant pole is the same as the CMMC. 
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A.II.The ESD Protection on the ADC 
The electrostatic charge stored in human body can creates a high voltage, short 
duration electrical pulse during a sudden discharge. The high voltage pulse can 
destroy the gate dielectric or an integrated MOS transistor which cannot be 
recovered. Thus ESD protection circuitry must be added to protect the chip from 
ESD. 
In this ADC prototype we use the ESD protection pad provided by the foundry. It is 
a dual-diode ESD protection pad. Fig. A.4 shows a simplified schematic of a 
dual-diode ESD protection pad. The working principle of this kind of ESD pad is to 
use the diode pairs {Dl，D2} and {D3, D4} to discharge the ESD signals to the 
supply sources instead of going to the poly-gate of the input transistor. The resistor 
R is used to reduce the ESD signal arrived {D3, D4} to further improve the 
protection ability of the pad. 
VDD F N  
Dj D3_ 一 
[ZH—wv- -^~ i t 
Input D 2 l D 4 l 
PAD 八 / \ Transistor 
Fig. A.4: The Dua卜diode ESD pad 
Fig. A.5 shows the layout of an analog I/O pad with ESD protection used in this 
design. 
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Fig. A.5: The Layout of the analog ESP pad 
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A.lli.The Histogram Test to determine the DNL 
and INL of ADC 
To determine the DNL and INL of the ADC, we need to compute the transfer curve 
of the ADC, or to find the code transition levels of the ADC. The histogram test is an 
easy method to locate the code transition levels of an ADC. A pure sine wave of 
amplitude slightly overdrive the ADC is input to the ADC under test. Multiple 
records of ADC output data are taken and a histogram constructed. The selection of 
the sine-wave frequency, the number of samples per record will be discussed later. If 
the amplitude and offset of the sine wave are precisely known, this method gives the 
transition level to the same precision. If the amplitude of the sine wave and offset 
are unknown, this method gives the transition levels to within a gain and offset error; 
- i.e., the calculated transition level, T，[k], will be related to the true transition levels, 
T[k], by the relation: 
T[k\ = axT[k] = b (A.l) 
Where a and b are constants. 
The transition levels are given by: 
7 W = C - 批 [ 疋 x " 广 1]] (A.2) 
Where 
A is the amplitude of the sine wave, 
C is the offset (dc level) of the applied signal, 
j 
Hc[j] is equal to 
/=o 
H[i] is the total number of samples received in code bin i, 
S is the total number of samples taken 
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If A and C are unknown, they can be determined from the data and an independent 
estimate of any two of the transition levels T[k]. Errors in the values of A and/or C 
do not introduce any errors in the determination of differential and integral 
non-linearity from the calculated transition levels because they only induce gain and 
offset errors in the transition levels, as shown in equation A.l. These results are 
derived in Vanden Bossche et al [16]. 
The remaining is the choice of sine-wave frequency, the number of samples per 
record and the number of data record taken for the test. 
The frequency of the sine wave and the record length must be carefully selected. 
There must be an exact integer numbers, J, of cycles in a record, and the number of 
cycles in a record must be relatively prime to the number of samples in the record. 
This guarantee that the samples in each record are uniformly distributed in phase 
from 0 to 2 TT. A frequency that meets the above requirements, can be selected as 
follows. Choose the number of cycles per record, J，and a record length, M，such that 
J and M have no common factors. Choose the frequency using: 
f 丄 f (A.3) 
J I TL t J S M 
Where 
fi is the input signal frequency, 
fs is the sampling frequency. 
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A.IV. Measurement Result of a Commercially 
Available ADC AD7820 
This section of appendix presents the measurement result of a commercially 
available ADC to verify the correctness of our measurement method. The ADC used 
isAD7820. 
Fig. A.6 shows the frequency spectrum computed from the converted digital output. 
It shows that the SNDR of the ADC achieved is 43.96dB at 400 kHz sampling 
frequency. 
FFT PLOT 
0 n ©-1 ”""“I——^  r—' 1 1 1 1 i ,| 
I I I I I I I ‘ ——1st 
； 丨 丨 丨 ； 丨 丨 丨 ：:,2nd 
I I I I I I I I 3rd 
！ 1 ！ ‘丨 ！ I 1 ！ + 4th 
-20 1 r 1 r 1 r 1 r t 5th 卜 
-40 1 ^ 1 “ J j- 1 ； 
m ! I ! ! I I I I I S I I I HI I I I I I I I I I 
S -60 - ； — — 卜 r 1 r 丨  7 ； 
i li 1 I I , '； I , I I I ； I 
姜 4 | | | - _ | |囊謹1 _塵 1 _ _ 
. 1 。 。 , _ 曙 | | | | | | | 
I I I I I I I I 
-1201 1 1 1 1——^L—I 1 1 1 ‘ 
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 
‘ ANALOG INPUT FREQUENCY (Hz) ” Q S 
Fig. A.6: The measured frequency spectrum of AD7820 
Fig. A.7 is a part of the datasheet of the AD7820. It shows that the SNR of the ADC 
achieved is 44dB at 400 kHz sampling frequency, which matches with our 
measurement result. 
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Fig. A.7: Part of the datasheet of AD7820 
Besides the verification of the frequency domain parameters, we also need to verify 
. for the static parameters. Fig. A.8 shows the DNL and INL plot of the AD7820. 
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INTEGRAL NONLINEARITY vs. DIGITAL OUTPUT CODE 
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Fig. A.8:(a) The DNL Plot and (b) INL Plot of AD7820 
It shows that the maximum DNL and INL of the ADC is 0.54LSB and 0.98LSB 
respectively. While the DNL and INL stated in the datasheet is 土 ILSB, which also 
matches our measurement result. 
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A.V. Pin Assignment of the Current Mode ADC 
The ADC prototype is assembled in a DIL48 package. Fig. A.9 is the diagram of the 
DIL48 package and Table A.l list the pin assignment of the prototype. 
PIN Name Description 
1 VB2 DC Bias Voltage #2 
2 VBl DC Bias Voltage #1 
3,9, VSS Substrate Bias Voltage 
10.3 0 
4 VBA DC Bias Voltage #A  
5 VINN Analog Input (Negative)  
6 VINP Analog Input (Positive)  
7 VINCM Analog Input Common Mode Level  
8,41 GNDA Ground (Analog)  
11-19 X Pins not related to this project  
20.31 VDD Supply Voltage (Digital)  
21-26 D<11:6> The Six MSB of the Digital Output  
27 CLKIN Clock Input  
28 RST Reset  
29,40 GND Ground (Digital)  
32 CLKD Clock Output (Synchronized with Digital Output) 
33-38 D<5:0> The Six LSB of the Digital Output  
39 RDY Digital Output Ready  
42,45 VDDA Supply Voltage (Analog)  
43 CAL5 Bias Point Calibration #5 
44 . CAL2 Bias Point Calibration #2 
46 IBIN DC Bias Voltage (V/I Conversion)  
47 VB4 DC Bias Voltage #4 
48 VB3 DC Bias Voltage #3 
Table A.1: The Pin Assignment of the ADC 
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48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 
) 
• 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 
Fiq.A.9: The DIL48 Package 
NB: 
a. The VDDA and VDD must be separated to avoid contamination to analog circuit 
via dirty digital supply. 
b. The GND A, GND and VSS are connected to one ground plate as discussed in 
chapter 8 of this thesis. 
c. For those pins not related to this project, tie to ground plate to disable the 
functionality of the circuits not related to this project. 
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A.VI. Schematics of the Current Mode ADC 
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Fig. A.10: The Schematic Diagram of the whole ADC 
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Fig. A.11: The Schematic Diagram of a Two-Bit Stage 
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Fig. A.12: The Schematic Diagram of the V/I Conversion Circuit 
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A.VII. The Chip Micrograph 
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Fig. A.13: The Chip Micrograph 
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